5秒后页面跳转
IMP5112CPWP PDF预览

IMP5112CPWP

更新时间: 2024-10-28 04:23:03
品牌 Logo 应用领域
IMP /
页数 文件大小 规格书
6页 159K
描述
9--Liine SCSII Termiinattor - 35MHz Channell Bandwiidtth

IMP5112CPWP 数据手册

 浏览型号IMP5112CPWP的Datasheet PDF文件第2页浏览型号IMP5112CPWP的Datasheet PDF文件第3页浏览型号IMP5112CPWP的Datasheet PDF文件第4页浏览型号IMP5112CPWP的Datasheet PDF文件第5页浏览型号IMP5112CPWP的Datasheet PDF文件第6页 
IMP5111/5112  
DATA  
C
OMMUNICATIONS  
Key Features  
9-Line SCSI Terminator  
Ultra-Fast response for Fast-20 SCSI applications  
35MHz channel bandwidth  
– 35MHz Channel Bandwidth  
The 9-channel IMP5111/ 5112 SCSI terminator is part of IMP's family  
of high-performance SCSI terminators that deliver true UltraSCSI per-  
formance. The BiCMOS design offers superior performance over first  
generation linear regulator/ resistor based terminators.  
3.3V operation  
Less than 3pF output capacitance  
Sleep-mode current less than 275µA  
Thermally self limiting  
No external compensation capacitors  
Implements 8-bit or 16-bit (wide) applications  
Compatible with active negation drivers  
(60mA/ channel)  
Compatible with passive and active terminations  
Approved for use with SCSI 1, 2, 3 and UltraSCSI  
Hot swap compatible  
Pin-for-pin compatible with LX5211 and  
UC5606 (IMP5111)  
IMP's new architecture employs high-speed adaptive elements for each  
channel, thereby providing the fastest response possible - typically  
35MHz, which is 100 times faster than the older linear regulator termi-  
nator approach. The bandwidth of terminators based on the older  
regulator/ resistor terminator architecture is limited to 500kHz since a  
large output stabilization capacitor is required. The IMP architecture  
eliminates the external output compensation capacitor and the need  
for transient output capacitors while maintaining pin compatibility  
with first generation designs. Reduced component count is inherent  
with the IMP5111/ 5112.  
The IMP5111/ 5112 architecture tolerates marginal system designs. A key  
improvement offered by the IMP5111/ 5112 lies in its ability to insure  
reliable, error-free communications even in systems which do not adhere  
to recommended SCSI hardware design guidelines, such as improper  
cable lengths and impedance. Frequently, this situation is not controlled  
by the peripheral or host designer.  
Pin-for-pin compatible with LX5212 and  
UC5603/ 5613/ 5614 (IMP5112)  
For portable and configurable peripherals, the IMP5111/ 5112 can be  
placed in a sleep mode with a disconnect signal. Quiescent current is less  
than 275µA when disabled. When disabled, the outputs are in a high  
impedance state with output capacitance less than 3pF.  
Block Diagrams  
Term Power  
24mA Current  
Limiting Circuit  
DATA OUTPUT  
PIN DB (0)  
Thermal  
Limiting  
Circuit  
Current  
Biasing  
Circuit  
2.85V  
DISCONNECT (IMP5111)  
DISCONNECT (IMP5112)  
+
1 of 9 Channels  
1.4V  
5111/5112_01.eps  
Daily Silver IMP  
www.ds-imp.com.cn  
1

与IMP5112CPWP相关器件

型号 品牌 获取价格 描述 数据表
IMP5112CPWPT IMP

获取价格

9--Liine SCSII Termiinattor - 35MHz Channell Bandwiidtth
IMP5112CPWPT A1PROS

获取价格

9--Liine SCSII Termiinattor - 35MHz Channell Bandwiidtth
IMP5115 IMP

获取价格

9-Line SCSI Ter erminat minator
IMP5115CD IMP

获取价格

9-Line SCSI Ter erminat minator
IMP5115CD A1PROS

获取价格

9--Liine SCSII Termiinattor
IMP5115CDT IMP

获取价格

9-Line SCSI Ter erminat minator
IMP5115CDT A1PROS

获取价格

9--Liine SCSII Termiinattor
IMP5115CDW IMP

获取价格

9-Line SCSI Ter erminat minator
IMP5115CDW A1PROS

获取价格

9--Liine SCSII Termiinattor
IMP5115CDWT IMP

获取价格

9-Line SCSI Ter erminat minator