3.3 VOLT TIME SLOT INTERCHANGE
DIGITAL SWITCH
IDT72V70210
1,024 x 1,024
Flatpack (TQFP) packages
FEATURES:
•
•
Operating Temperature Range -40°C to +85°C
3.3V I/O with 5V tolerant inputs and TTL compatible outputs
•
•
•
•
•
•
•
•
•
32 serial input and output streams
1,024 x 1,024 channel non-blocking switching at 2.048 Mb/s
Per-channel Variable Delay Mode for low-latency applications
Per-channel Constant Delay Mode for frame integrity applications
Automatic identification of ST-BUS® and GCI serial streams
Automatic frame offset delay measurement
Per-stream frame delay offset programming
Per-channel high impedance output control
Per-channel processor mode to allow microprocessor writes to
TXstreams
DESCRIPTION:
The IDT72V70210 has a non-blocking switch capacity of 1,024 x 1,024
channels at 2.048 Mb/s. With 32 inputs and 32 outputs, programmable per
streamcontrol,andavarietyofoperatingmodestheIDT72V70210isdesigned
fortheTDMtimeslotinterchangefunctionineithervoiceordataapplications.
Some of the main features of the IDT72V70210 are low power 3.3 Volt
operation, automatic ST-BUS®/GCI sensing, memory block programming,
simplemicroprocessorinterface,onecycledirectinternalmemoryaccesses,
JTAGTestAccessPort(TAP)andperstreamprogrammableinputoffsetdelay,
variableorconstantthroughputmodes,internalloopback,outputenable,and
ProcessorMode.
•
•
•
•
Direct microprocessor access to all internal memories
Memory block programming for quick set-up
IEEE-1149.1 (JTAG) Test Port
Internal Loopback for testing
• · Available in 144-pin Ball Grid Array (BGA) and 144-pin Thin Quad
FUNCTIONAL BLOCK DIAGRAM
Vcc GND
TMS TDI
TCK TRST
ODE
RESET
TDO
Test Port
Loopback
RX0
RX1
TX0
TX1
RX2
TX2
RX3
TX3
RX4
TX4
RX5
TX5
RX6
TX6
RX7
TX7
Output
MUX
RX8
TX8
RX9
TX9
RX10
RX11
RX12
RX13
RX14
RX15
RX16
RX17
RX18
RX19
RX20
RX21
RX22
RX23
RX24
RX25
RX26
RX27
RX28
RX29
RX30
RX31
TX10
TX11
TX12
TX13
TX14
TX15
TX16
TX17
TX18
TX19
TX20
TX21
TX22
TX23
TX24
TX25
TX26
TX27
TX28
TX29
TX30
TX31
Data Memory
Receive
Serial Data
Streams
Transmit
Serial Data
Streams
Connection
Memory
Internal
Registers
Timing Unit
Microprocessor Interface
5714 drw01
CLK
F0i
DS
CS
DTA
FE
IC
R/W A0-A11
D0-D15
IDTandtheIDTlogoaretrademarksofIntegratedDeviceTechnology,Inc.TheST-BUS isatrademariofMitelCorp.
JANUARY 2005
1
2005 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
DSC-5714/4