5秒后页面跳转
IDT72V275L15TF PDF预览

IDT72V275L15TF

更新时间: 2024-11-13 23:05:11
品牌 Logo 应用领域
艾迪悌 - IDT 存储内存集成电路先进先出芯片时钟
页数 文件大小 规格书
25页 206K
描述
3.3 VOLT CMOS SuperSync FIFO

IDT72V275L15TF 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Obsolete零件包装代码:QFP
包装说明:STQFP-64针数:64
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.41
Is Samacsys:N最长访问时间:10 ns
最大时钟频率 (fCLK):66.7 MHz周期时间:15 ns
JESD-30 代码:S-PQFP-G64JESD-609代码:e0
长度:10 mm内存密度:589824 bit
内存集成电路类型:OTHER FIFO内存宽度:18
湿度敏感等级:3功能数量:1
端子数量:64字数:32768 words
字数代码:32000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:32KX18可输出:YES
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装等效代码:QFP64,.47SQ,20封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH并行/串行:PARALLEL
峰值回流温度(摄氏度):240电源:3.3 V
认证状态:Not Qualified座面最大高度:1.6 mm
最大待机电流:0.015 A子类别:FIFOs
最大压摆率:0.06 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:20
宽度:10 mmBase Number Matches:1

IDT72V275L15TF 数据手册

 浏览型号IDT72V275L15TF的Datasheet PDF文件第2页浏览型号IDT72V275L15TF的Datasheet PDF文件第3页浏览型号IDT72V275L15TF的Datasheet PDF文件第4页浏览型号IDT72V275L15TF的Datasheet PDF文件第5页浏览型号IDT72V275L15TF的Datasheet PDF文件第6页浏览型号IDT72V275L15TF的Datasheet PDF文件第7页 
3.3 VOLT CMOS SuperSync FIFO™  
32,768 X 18  
65,536 X 18  
IDT72V275  
IDT72V285  
Slim Thin Quad Flat Pack (STQFP)  
High-performance submicron CMOS technology  
Industrial temperature range (-40°C to +85°C) is available  
ꢀEATURES:  
Choose among the following memory organizations:  
IDT72V275  
IDT72V285  
32,768 x 18  
65,536 x 18  
DESCRIPTION:  
Pin-compatible with the IDT72V255/72V265 SuperSync FIFOs  
10ns read/write cycle time (6.5ns access time)  
Fixed, low first word data latency time  
Auto power down minimizes standby power consumption  
Master Reset clears entire FIFO  
Partial Reset clears data, but retains programmable  
settings  
Retransmit operation with fixed, low first word data  
latency time  
Empty, Full and Half-Full flags signal FIFO status  
Programmable Almost-Empty and Almost-Full flags, each flag can  
default to one of two preselected offsets  
Program partial flags by either serial or parallel means  
Select IDT Standard timing (using EF and FF flags) or First Word  
Fall Through timing (using OR and IR flags)  
The IDT72V275/72V285 are exceptionally deep, high speed, CMOS  
First-In-First-Out (FIFO) memories with clocked read and write controls.  
These FIFOs offer numerous improvements over previous SuperSync  
FIFOs, includingthe following:  
Thelimitationofthefrequencyofoneclockinputwithrespecttotheother  
has beenremoved. TheFrequencySelectpin(FS)has beenremoved,  
thusitisnolongernecessarytoselectwhichofthetwoclockinputs,RCLK  
or WCLK, is running at the higher frequency.  
The period required by the retransmit operation is now fixed and short.  
Thefirstworddatalatencyperiod,fromthetimethefirstwordiswrittento  
an empty FIFO to the time it can be read, is now fixed and short. (The  
variable clock cycle counting delay associated with the latency period  
found on previous SuperSync devices has been eliminated on this  
SuperSyncfamily.)  
Output enable puts data outputs into high impedance state  
Easily expandable in depth and width  
Independent Read and Write clocks (permit reading and writing  
simultaneously)  
SuperSyncFIFOsareparticularlyappropriatefornetwork,video,telecom-  
munications,datacommunicationsandotherapplicationsthatneedtobuffer  
largeamountsofdata.  
Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64-pin  
ꢀUNCTIONAL BLOCK DIAGRAM  
D0 -D17  
WEN  
WCLK  
LD  
SEN  
OFFSET REGISTER  
INPUT REGISTER  
FF/IR  
PAF  
EF/OR  
PAE  
HF  
FLAG  
LOGIC  
WRITE CONTROL  
LOGIC  
FWFT/SI  
RAM ARRAY  
32,768 x 18  
65,536 x 18  
WRITE POINTER  
READ POINTER  
READ  
CONTROL  
LOGIC  
RT  
OUTPUT REGISTER  
MRS  
PRS  
RESET  
LOGIC  
RCLK  
REN  
4512 drw 01  
Q0 -Q17  
OE  
SuperSyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
1
APRIL 2001  
2001 Integrated Device Technology, Inc.  
DSC-4512/1  

与IDT72V275L15TF相关器件

型号 品牌 获取价格 描述 数据表
IDT72V275L15TF9 IDT

获取价格

FIFO, 32KX18, 10ns, Synchronous, CMOS, PQFP64, STQFP-64
IDT72V275L15TFG IDT

获取价格

FIFO, 32KX18, 10ns, Synchronous, CMOS, PQFP64, STQFP-64
IDT72V275L15TFGI IDT

获取价格

暂无描述
IDT72V275L15TFGI8 IDT

获取价格

FIFO, 32KX18, 10ns, Synchronous, CMOS, PQFP64, SLIM, TQFP-64
IDT72V275L15TFI IDT

获取价格

3.3 VOLT CMOS SuperSync FIFO
IDT72V275L15TFI8 IDT

获取价格

FIFO, 32KX18, 10ns, Synchronous, CMOS, PQFP64, STQFP-64
IDT72V275L15TFI9 IDT

获取价格

FIFO, 32KX18, 10ns, Synchronous, CMOS, PQFP64, STQFP-64
IDT72V275L20PF IDT

获取价格

3.3 VOLT CMOS SuperSync FIFO
IDT72V275L20PF8 IDT

获取价格

FIFO, 32KX18, 12ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64
IDT72V275L20PFI IDT

获取价格

3.3 VOLT CMOS SuperSync FIFO