Datasheet > IDT72T51546

IDT72T51546

更新时间： 2024-11-12 04:01:19

品牌	Logo	应用领域
艾迪悌 - IDT		控制器
页数	文件大小	规格书
64页	611K
描述
2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDT72T51546 数据手册

ADVANCE INFORMATION

2.5V MULTI-QUEUE FLOW-CONTROL DEVICES

(32 QUEUES) 36 BIT WIDE CONFIGURATION

1,179,648 bits and 2,359,296 bits

IDT72T51546

IDT72T51556

•

Direct or polled operation of flag status bus

Global Bus Matching - (All Queues have same Input Bus Width

and Output Bus Width)

User Selectable Bus Matching Options:

– x36in to x36out

– x18in to x36out

– x9in to x36out

– x36in to x18out

– x36in to x9out

FWFT mode of operation on read port

Packet mode operation

Partial Reset, clears data in single Queue

Expansion of up to 8 multi-queue devices in parallel is available

Power Down Input provides additional power savings in HSTL

and eHSTL modes.

JTAG Functionality (Boundary Scan)

Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm

HIGH Performance submicron CMOS technology

Industrial temperature range (-40°C to +85°C) is available

FEATURES:

•

Choose from among the following memory density options:

IDT72T51546

IDT72T51556

Configurable from 1 to 32 Queues



Total Available Memory = 1,179,648 bits

Total Available Memory = 2,359,296 bits

•

Queues may be configured at master reset from the pool of

Total Available Memory in blocks of 256 x 36

Independent Read and Write access per queue

User programmable via serial port

User selectable I/O: 2.5V LVTTL, 1.5V HSTL, 1.8V eHSTL

Default multi-queue device configurations

– IDT72T51546 : 1,024 x 36 x 32Q

•

– IDT72T51556 : 2,048 x 36 x 32Q

•

100% Bus Utilization, Read and Write on every clock cycle

200 MHz High speed operation (5ns cycle time)

3.6ns access time

Echo Read Enable & Echo Read Clock Outputs

Individual, Active queue flags (OV, FF, PAE, PAF, PR)

8 bit parallel flag status on both read and write ports

Shows PAE and PAF status of 8 Queues

•

FUNCTIONALBLOCKDIAGRAM

MULTI-QUEUE FLOW-CONTROL DEVICE

RADEN

ESTR

WADEN

FSTR

RDADD

WRADD

REN

RCLK

WEN

EREN

WCLK

ERCLK

out

x36

DATA IN

DATA OUT

PAF

PAFn

PAE

Q31

PAEn

PRn

5998 drw01

IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,Inc

NOVEMBER 2003

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

DSC-5998/3

12 3 4 5 6 7...64

中文翻译

下载PDF

与IDT72T51546相关器件

型号	品牌	获取价格	描述	数据表
IDT72T51546L5BB	IDT	获取价格	2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits
IDT72T51546L5BBI	IDT	获取价格	2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits
IDT72T51546L6BB	IDT	获取价格	2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits
IDT72T51546L6BBI	IDT	获取价格	2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits
IDT72T51546L7-5BB	IDT	获取价格	FIFO, 32KX36, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, PLASTIC, BGA-256
IDT72T51546L7-5BBI	IDT	获取价格	FIFO, 32KX36, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, PLASTIC, BGA-256
IDT72T51553	IDT	获取价格	2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 18 BIT WIDE CONFIGURATION
IDT72T51553L5BB	IDT	获取价格	2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 18 BIT WIDE CONFIGURATION
IDT72T51553L5BB8	IDT	获取价格	FIFO, 128KX18, 3.6ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, PLASTIC, BGA-256
IDT72T51553L5BBI	IDT	获取价格	2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 18 BIT WIDE CONFIGURATION

与IDT72T51546相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

23
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

8
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

9
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

32

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72T51546

IDT72T51546 数据手册

与IDT72T51546相关器件

与IDT72T51546相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72T51546

IDT72T51546 数据手册

与IDT72T51546相关器件

与IDT72T51546相关文章

您还可以找

您在本页遇到什么问题？