Datasheet > 存储 > FIFO> IDT72420L20TPBSCDS-W

IDT72420L20TPBSCDS-W

更新时间： 2024-11-11 13:08:43

品牌	Logo	应用领域
艾迪悌 - IDT		先进先出芯片
页数	文件大小	规格书
16页	167K
描述
FIFO, 64X8, 12ns, Synchronous, CMOS, CDIP28

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

IDT72420L20TPBSCDS-W 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
Reach Compliance Code：	not_compliant	风险等级：	5.92
最长访问时间：	12 ns	最大时钟频率 (fCLK)：	50 MHz
JESD-30 代码：	R-XDIP-T28	JESD-609代码：	e0
内存集成电路类型：	OTHER FIFO	内存宽度：	8
端子数量：	28	字数：	64 words
字数代码：	64	工作模式：	SYNCHRONOUS
最高工作温度：	125 °C	最低工作温度：	-55 °C
组织：	64X8	封装主体材料：	CERAMIC
封装代码：	DIP	封装等效代码：	DIP28,.3
封装形状：	RECTANGULAR	封装形式：	IN-LINE
电源：	5 V	认证状态：	Not Qualified
筛选级别：	38535Q/M;38534H;883B	最大待机电流：	0.008 A
子类别：	FIFOs	最大压摆率：	0.05 mA
标称供电电压 (Vsup)：	5 V	表面贴装：	NO
技术：	CMOS	温度等级：	MILITARY
端子面层：	Tin/Lead (Sn85Pb15)	端子形式：	THROUGH-HOLE
端子节距：	2.54 mm	端子位置：	DUAL
Base Number Matches：	1

IDT72420L20TPBSCDS-W 数据手册

浏览型号IDT72420L20TPBSCDS-W的Datasheet PDF文件第2页

浏览型号IDT72420L20TPBSCDS-W的Datasheet PDF文件第3页

浏览型号IDT72420L20TPBSCDS-W的Datasheet PDF文件第4页

浏览型号IDT72420L20TPBSCDS-W的Datasheet PDF文件第5页

浏览型号IDT72420L20TPBSCDS-W的Datasheet PDF文件第6页

IDT72420

IDT72200

IDT72210

IDT72220

IDT72230

IDT72240

CMOS SyncFIFO

64 x 8, 256 x 8, 512 x 8,

1024 x 8, 2048 x 8 and 4096 x 8

Integrated Device Technology, Inc.

FEATURES:

• 64 x 8-bit organization (IDT72420)

• 256 x 8-bit organization (IDT72200)

• 512 x 8-bit organization (IDT72210)

DESCRIPTION:

The IDT72420/72200/72210/72220/72230/72240

SyncFIFO are very high-speed, low-power First-In, First-

Out (FIFO) memories with clocked read and write controls.

The IDT72420/72200/72210/72220/72230/72240 have a 64,

256, 512, 1024, 2048, and 4096 x 8-bit memory array, respec-

tively. These FIFOs are applicable for a wide variety of data

buffering needs, such as graphics, Local Area Networks

(LANs), and interprocessor communication.

These FIFOs have 8-bit input and output ports. The input

port is controlled by a free-running clock (WCLK), and a write

enable pin (WEN). Data is written into the Synchronous FIFO

on every clock when WEN is asserted. The output port is

controlled by another clock pin (RCLK) and a read enable pin

(REN). The read clock can be tied to the write clock for single

clock operation or the two clocks can run asynchronous of one

another for dual clock operation. An output enable pin (OE) is

provided on the read port for three-state control of the output.

TheseSynchronousFIFOshavetwoend-pointflags, Empty

(EF) and Full (FF). Two partial flags, Almost-Empty (AE) and

Almost-Full (AF), are provided for improved system control.

Thepartial(AE)flagsaresettoEmpty+7andFull-7forAE and

AF respectively.

• 1024 x 8-bit organization (IDT72220)

• 2048 x 8-bit organization (IDT72230)

• 4096 x 8-bit organization (IDT72240)

• 12 ns read/write cycle time (IDT72420/72200/72210)

• 15 ns read/write cycle time (IDT72220/72230/72240)

• Read and write clocks can be asynchronous or

coincidental

• Dual-Ported zero fall-through time architecture

• Empty and Full flags signal FIFO status

• Almost-empty and almost-full flags set to Empty+7 and

Full-7, respectively

• Output enable puts output data bus in high-impedance

state

• Produced with advanced submicron CMOS technology

• Available in 28-pin 300 mil plastic DIP and 300 mil

ceramic DIP

• For surface mount product please see the IDT72421/

72201/72211/72221/72231/72241 data sheet

• Military product compliant to MIL-STD-883, Class B

• Industrial temperature range (-40^OC to +85^OC) is

available, tested to military electrical specifications

The IDT72420/72200/72210/72220/72230/72240 are fabri-

cated using IDT’s high-speed submicron CMOS technology.

Military grade product is manufactured in compliance with the

latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM

D0 - D7

WCLK

WEN

•

INPUT REGISTER

•

FLAG

WRITE CONTROL

LOGIC

•

RAM ARRAY

64 x 8

256 x 8

512 x 8

WRITE POINTER

READ POINTER

•

READ CONTROL

LOGIC

OUTPUT REGISTER

•

RESET LOGIC

RCLK

REN

2680 drw 01

Q0 - Q7

The IDT logo is a registered trademark and SyncFIFO is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

NOVEMBER 1996

1996 Integrated Device Technology, Inc.

DSC-2680/6

For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

5.12

12 3 4 5 6 7...16

中文翻译

下载PDF

与IDT72420L20TPBSCDS-W相关器件

型号	品牌	获取价格	描述	数据表
IDT72420L25TC	IDT	获取价格	CMOS SyncFIFOO 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8
IDT72420L25TCB	IDT	获取价格	CMOS SyncFIFOO 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8
IDT72420L25TCBSCDS-W	IDT	获取价格	暂无描述
IDT72420L25TP	IDT	获取价格	CMOS SyncFIFOO 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8
IDT72420L25TPB	IDT	获取价格	CMOS SyncFIFOO 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8
IDT72420L25TPG	IDT	获取价格	CMOS SyncFIFO
IDT72420L25TPSCDS-W	ETC	获取价格	x8 Synchronous FIFO
IDT72420L35SCDS-W	IDT	获取价格	FIFO, 64X8, 20ns, Synchronous, CMOS, DIE
IDT72420L35TC	IDT	获取价格	CMOS SyncFIFOO 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8
IDT72420L35TCB	IDT	获取价格	CMOS SyncFIFOO 64 x 8, 256 x 8, 512 x 8, 1024 x 8, 2048 x 8 and 4096 x 8

与IDT72420L20TPBSCDS-W相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

23
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

7
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

8
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

31

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72420L20TPBSCDS-W

IDT72420L20TPBSCDS-W 技术参数

IDT72420L20TPBSCDS-W 数据手册

与IDT72420L20TPBSCDS-W相关器件

与IDT72420L20TPBSCDS-W相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72420L20TPBSCDS-W

IDT72420L20TPBSCDS-W 技术参数

IDT72420L20TPBSCDS-W 数据手册

与IDT72420L20TPBSCDS-W相关器件

与IDT72420L20TPBSCDS-W相关文章

您还可以找

您在本页遇到什么问题？