5秒后页面跳转
IDT72421L10J PDF预览

IDT72421L10J

更新时间: 2024-11-10 22:36:23
品牌 Logo 应用领域
艾迪悌 - IDT 先进先出芯片
页数 文件大小 规格书
14页 155K
描述
CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9

IDT72421L10J 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFJ
包装说明:PLASTIC, LCC-32针数:32
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.42
最长访问时间:6.5 ns最大时钟频率 (fCLK):100 MHz
周期时间:10 nsJESD-30 代码:R-PQCC-J32
JESD-609代码:e0长度:13.9954 mm
内存密度:576 bit内存集成电路类型:OTHER FIFO
内存宽度:9湿度敏感等级:1
功能数量:1端子数量:32
字数:64 words字数代码:64
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:64X9
可输出:YES封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC32,.5X.6
封装形状:RECTANGULAR封装形式:CHIP CARRIER
并行/串行:PARALLEL峰值回流温度(摄氏度):225
电源:5 V认证状态:Not Qualified
座面最大高度:3.556 mm最大待机电流:0.005 A
子类别:FIFOs最大压摆率:0.035 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:20宽度:11.4554 mm
Base Number Matches:1

IDT72421L10J 数据手册

 浏览型号IDT72421L10J的Datasheet PDF文件第2页浏览型号IDT72421L10J的Datasheet PDF文件第3页浏览型号IDT72421L10J的Datasheet PDF文件第4页浏览型号IDT72421L10J的Datasheet PDF文件第5页浏览型号IDT72421L10J的Datasheet PDF文件第6页浏览型号IDT72421L10J的Datasheet PDF文件第7页 
CMOSSyncFIFO™  
64 x 9, 256 x 9, 512 x 9,  
1,024 x 9, 2,048 x 9,  
4,096 x 9 and 8,192 x 9  
IDT72421,IDT72201  
IDT72211,IDT72221  
IDT72231,IDT72241  
IDT72251  
FEATURES:  
DESCRIPTION:  
64 x 9-bit organization (IDT72421)  
256 x 9-bit organization (IDT72201)  
512 x 9-bit organization (IDT72211)  
1,024 x 9-bit organization (IDT72221)  
2,048 x 9-bit organization (IDT72231)  
4,096 x 9-bit organization (IDT72241)  
8,192 x 9-bit organization (IDT72251)  
10 ns read/write cycle time  
Read and Write Clocks can be independent  
Dual-Ported zero fall-through time architecture  
Empty and Full Flags signal FIFO status  
Programmable Almost-Empty and Almost-Full flags can be set  
to any depth  
Programmable Almost-Empty and Almost-Full flags default to  
Empty+7, and Full-7, respectively  
Output enable puts output data bus in high-impedance state  
Advanced submicron CMOS technology  
Available in the 32-pin plastic leaded chip carrier (PLCC) and  
32-pin Thin Quad Flat Pack (TQFP)  
The IDT72421/72201/72211/72221/72231/72241/72251 SyncFIFO™  
are very high-speed, low-power First-In, First-Out (FIFO) memories with  
clockedreadandwrite controls. These devices have a 64, 256, 512, 1,024,  
2,048,4,096,and8,192x9-bitmemoryarray,respectively. TheseFIFOsare  
applicableforawidevarietyofdatabufferingneedssuchasgraphics,localarea  
networksandinterprocessorcommunication.  
TheseFIFOshave9-bitinputandoutputports.Theinputportiscontrolled  
bya free-runningclock(WCLK), andtwowrite enable pins (WEN1, WEN2).  
DataiswrittenintotheSynchronousFIFOoneveryrisingclockedgewhenthe  
writeenablepinsareasserted.Theoutputportiscontrolledbyanotherclock  
pin (RCLK) and two read enable pins (REN1, REN2). The Read Clock can  
betiedtotheWriteClockforsingleclockoperationorthetwoclocks canrun  
asynchronous ofoneanotherfordual-clockoperation.Anoutputenablepin  
(OE)is providedonthe readportforthree-state controlofthe output.  
The Synchronous FIFOs have twofixedflags, Empty(EF)andFull(FF).  
Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are  
provided for improved system control. The programmable flags default to  
Empty+7andFull-7forPAEandPAF,respectively.Theprogrammableflag  
offsetloadingiscontrolledbyasimplestatemachineandisinitiatedbyasserting  
For through-hole product please see the IDT72420/72200/72210/ the load pin (LD).  
72220/72230/72240 data sheet  
These FIFOs are fabricated using IDTs high-speed submicron CMOS  
technology.  
Industrial temperature range (–40°C to +85°C) is available  
FUNCTIONAL BLOCK DIAGRAM  
D0 - D8  
WCLK  
WEN1  
WEN2  
LD  
OFFSET REGISTER  
INPUT REGISTER  
EF  
FLAG  
LOGIC  
WRITE CONTROL  
LOGIC  
PAE  
PAF  
FF  
RAM ARRAY  
64 x 9, 256 x 9,  
512 x 9, 1,024 x 9,  
2,048 x 9, 4,096 x 9,  
8,192 x 9  
WRITE POINTER  
READ POINTER  
READ CONTROL  
LOGIC  
OUTPUT REGISTER  
RESET LOGIC  
RCLK  
REN1  
REN2  
RS  
2655 drw01  
OE  
Q0 - Q8  
IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,Inc.TheSyncFIFOisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
SEPTEMBER 2002  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
1
2002 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-2655/2  

与IDT72421L10J相关器件

型号 品牌 获取价格 描述 数据表
IDT72421L10J8 IDT

获取价格

FIFO, 64X9, 6.5ns, Synchronous, CMOS, PQCC32, PLASTIC, LCC-32
IDT72421L10JG8 IDT

获取价格

FIFO, 64X9, 6.5ns, Synchronous, CMOS, PQCC32, PLASTIC, LCC-32
IDT72421L10JI IDT

获取价格

CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
IDT72421L10JSCDS-W ETC

获取价格

x9 Synchronous FIFO
IDT72421L10PF IDT

获取价格

CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
IDT72421L10PF8 IDT

获取价格

FIFO, 64X9, 6.5ns, Synchronous, CMOS, PQFP32, TQFP-32
IDT72421L10PF9 IDT

获取价格

FIFO, 64X9, 6.5ns, Synchronous, CMOS, PQFP32, TQFP-32
IDT72421L10PFG8 IDT

获取价格

FIFO, 64X9, 6.5ns, Synchronous, CMOS, PQFP32, TQFP-32
IDT72421L10PFI IDT

获取价格

CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
IDT72421L10PFSCDS-W ETC

获取价格

x9 Synchronous FIFO