Datasheet > IDT723623L15PFG8

IDT723623L15PFG8

更新时间： 2024-01-20 03:44:39

品牌	Logo	应用领域
艾迪悌 - IDT		先进先出芯片
页数	文件大小	规格书
28页	286K
描述
FIFO, 256X36, 10ns, Synchronous, CMOS, PQFP128, TQFP-128

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDT723623L15PFG8 数据手册

IDT723623/723633/723643BUS-MATCHINGSyncFIFO™

256 x 36, 512 x 36, 1,024 x 36

COMMERCIALTEMPERATURERANGE

CommunicationbetweeneachportmaybypasstheFIFOviatwomailbox

registers.Themailboxregisters'widthmatchestheselectedPortBbuswidth.

Eachmailboxregisterhas aflag(MBF1andMBF2)tosignalwhennewmail

has beenstored.

TwokindsofresetareavailableontheseFIFOs: ResetandPartialReset.

Resetinitializesthereadandwritepointerstothefirstlocationofthememory

arrayandselectsserialflagprogramming,parallelflagprogramming,orone

ofthreepossibledefaultflagoffsetsettings,8,16or64.

DESCRIPTION(CONTINUED)

The256/512/1,024x36dual-portSRAMFIFObuffersdatafromportAtoport

B.FIFOdataonPortBcanoutputin36-bit,18-bit,or9-bitformatswithachoice

ofBig-orLittle-Endianconfigurations.

These devices are synchronous (clocked) FIFOs, meaning each port

employsasynchronousinterface.Alldatatransfersthroughaportaregated

totheLOW-to-HIGHtransitionofaportclockbyenablesignals.Theclocksfor

each port are independent of one another and can be asynchronous or

coincident. The enables for each port are arranged to provide a simple

bidirectionalinterfacebetweenmicroprocessorsand/orbuseswithsynchro-

nouscontrol.

PartialResetalsosetsthereadandwritepointerstothefirstlocationofthe

memory. Unlike Reset, any settings existing prior to Partial Reset (i.e.,

programmingmethodandpartialflagdefaultoffsets)areretained. PartialReset

PIN CONꢀIGURATION

INDEX

CLKB

102

W/RA

Vcc

101

ENA

Vcc

100

CLKA

B35

GND

B34

A35

B33

A34

B32

A33

GND

B31

B30

B29

B28

B27

B26

Vcc

A32

Vcc

A31

A30

GND

A29

A28

A27

A26

A25

A24

A23

B25

B24

GND

B23

B22

B21

B20

B19

B18

GND

B17

B16

SIZE

Vcc

BE/FWFT

GND

A22

Vcc

A21

A20

A19

A18

GND

A17

A16

A15

B15

B14

B13

B12

GND

B11

B10

A14

A13

Vcc

A12

GND

A11

A10

3269 drw02

TQFP (PK128-1, order code: PF)

TOP VIEW

123 4 5 6 7...28

下载PDF

与IDT723623L15PFG8相关器件

型号	品牌	描述	获取价格	数据表
IDT723623L20PFI	IDT	FIFO, 256X36, 12ns, Synchronous, CMOS, PQFP128, TQFP-128	获取价格
IDT723623L20TQFP	IDT	FIFO, 256X36, 12ns, Synchronous, CMOS, PQFP128, TQFP-128	获取价格
IDT723623L30PF	IDT	FIFO, 256X36, 15ns, Synchronous, CMOS, PQFP128, TQFP-128	获取价格
IDT723623L30TQFP	IDT	FIFO, 256X36, 15ns, Synchronous, CMOS, PQFP128, TQFP-128	获取价格
IDT723624	IDT	CMOS SyncBiFIFOTM WITH BUS-MATCHING	获取价格
IDT723624_13	IDT	CMOS SyncBiFIFO WITH BUS-MATCHING	获取价格