5秒后页面跳转
IDT723623L15PFG8 PDF预览

IDT723623L15PFG8

更新时间: 2024-02-26 06:23:55
品牌 Logo 应用领域
艾迪悌 - IDT 先进先出芯片
页数 文件大小 规格书
28页 286K
描述
FIFO, 256X36, 10ns, Synchronous, CMOS, PQFP128, TQFP-128

IDT723623L15PFG8 数据手册

 浏览型号IDT723623L15PFG8的Datasheet PDF文件第2页浏览型号IDT723623L15PFG8的Datasheet PDF文件第3页浏览型号IDT723623L15PFG8的Datasheet PDF文件第4页浏览型号IDT723623L15PFG8的Datasheet PDF文件第6页浏览型号IDT723623L15PFG8的Datasheet PDF文件第7页浏览型号IDT723623L15PFG8的Datasheet PDF文件第8页 
IDT723623/723633/723643BUS-MATCHINGSyncFIFO™  
256 x 36, 512 x 36, 1,024 x 36  
COMMERCIALTEMPERATURERANGE  
PINDESCRIPTIONS(CONTINUED)  
I/O  
Symbol  
Name  
Description  
MBF2  
Mail2Register  
Flag  
O
MBF2issetLOWbyaLOW-to-HIGHtransitionofCLKBthatwritesdatatothemail2register.Writestothemail2  
registerare inhibitedwhile MBF2 is LOW. MBF2 is setHIGHbya LOW-to-HIGHtransitionofCLKAwhena Port  
A read is selected and MBA is HIGH. MBF2 is set HIGH following either a Reset (RS2) or Partial Reset (PRS).  
RS1/RS2 Resets  
I
A LOWonbothpins initializestheFIFOreadandwritepointerstothefirstlocationofmemoryandsetsthePortB  
outputregistertoallzeroes. ALOW-to-HIGHtransitiononRS1selectstheprogrammingmethod(serialorparallel)  
andoneofthreeprogrammableflagdefaultoffsets.ItalsoconfiguresPortBforbussizeandendianarrangement.  
FourLOW-to-HIGHtransitionsofCLKAandfourLOW-to-HIGHtransitionsofCLKBmustoccurwhileRS1isLOW.  
PRS  
PartialReset  
I
I
ALOWonthispininitializestheFIFOreadandwritepointerstothefirstlocationofmemoryandsetsthePortBoutput  
registertoallzeroes.DuringPartialReset,thecurrentlyselectedbussize,endianarrangement,programming  
method(serialorparallel),andprogrammableflagsettingsareallretained.  
(1)  
SIZE  
BusSizeSelect  
(Port B)  
A HIGH on this pin when BM is HIGH selects byte bus (9-bit) size on Port B. A LOW on this pin when BM is  
HIGHselects word(18-bit)bus size. SIZEworks withBMandBEtoselectthe bus size andendianarrangement  
forPortB.ThelevelofSIZEmustbestaticthroughoutdeviceoperation.  
(1)  
SPM  
SerialProgram-  
mingMode  
I
I
I
ALOWonthispinselectsserialprogrammingofpartialflagoffsets. AHIGHonthispinselectsparallel  
programmingordefaultoffsets(8,16,or64).  
W/RA  
W/RB  
PortAWrite/  
ReadSelect  
AHIGHselects a write operationanda LOWselects a readoperationonPortA fora LOW-to-HIGHtransition  
ofCLKA. The A0-A35outputs are inthe HIGHimpedance state whenW/RAis HIGH.  
PortBWrite/  
ReadSelect  
ALOWselects a write operationanda HIGHselects a readoperationonPortBfora LOW-to-HIGHtransition  
ofCLKB. The B0-B35outputs are inthe HIGHimpedance state whenW/RBis LOW.  
NOTE:  
1. BM, SIZE and SPM are not TTL compatible. These inputs should be tied to VCC or GND.  
5

与IDT723623L15PFG8相关器件

型号 品牌 获取价格 描述 数据表
IDT723623L20PFI IDT

获取价格

FIFO, 256X36, 12ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT723623L20TQFP IDT

获取价格

FIFO, 256X36, 12ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT723623L30PF IDT

获取价格

FIFO, 256X36, 15ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT723623L30TQFP IDT

获取价格

FIFO, 256X36, 15ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT723624 IDT

获取价格

CMOS SyncBiFIFOTM WITH BUS-MATCHING
IDT723624_13 IDT

获取价格

CMOS SyncBiFIFO WITH BUS-MATCHING
IDT723624L12PF IDT

获取价格

Bi-Directional FIFO, 256X36, 8ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT723624L12PF9 IDT

获取价格

FIFO, 256X36, 8ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT723624L12PFG8 IDT

获取价格

FIFO, 256X36, 8ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT723624L15PF ETC

获取价格

x36 Synchronous Bidirectional FIFO