Datasheet > IDT71V509

IDT71V509

更新时间： 2024-11-18 22:35:03

品牌	Logo	应用领域
艾迪悌 - IDT		静态存储器输出元件
页数	文件大小	规格书
9页	98K
描述
128K x 8 3.3V SYNCHRONOUS SRAM WITH ZBTO AND FLOW-THROUGH OUTPUT

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDT71V509 数据手册

ADVANCE

INFORMATION

IDT71V509

128K x 8 3.3V SYNCHRONOUS SRAM

WITH ZBT AND FLOW-THROUGH

OUTPUT

Integrated Device Technology, Inc.

duringoneclockcycle, andoneclockcyclelateritsassociated

data cycle occurs, be it read or write.

The IDT71V509 contains data, address, and control signal

registers. Output Enable is the only asynchronous signal, and

can be used to disable the output at any time.

AClockEnable(CEN)pinallowsoperationoftheIDT71V509

to be suspended as long as necessary. All synchronous

inputs are ignored when CEN is high. A Chip Select (CS) pin

allows the user to deselect the device when desired. If CS is

high, no new memory operation is initiated, but any pending

data transfers (reads and writes) will still be completed.

TheIDT71V509utilizesIDT'shigh-performance3.3VCMOS

process, and is packaged in a JEDEC Standard 400-mil 44-

lead small outline J-lead plastic package (SOJ) for high board

density.

FEATURES:

• 128K x 8 memory configuration

• High speed - 66 MHz (9 ns Clock-to-Data Access)

• Flow-Through Output

• No dead cycles between Write and Read Cycles

• Low power deselect mode

• Single 3.3V power supply (±5%)

• Packaged in 44-lead SOJ

DESCRIPTION:

The IDT71V509 is a 3.3V high-speed 1,024,576-bit syn-

chronous SRAM organized as 128K x 8. It is designed to

eliminate dead cycles when turning the bus around between

reads and writes, or writes and reads. Thus, it has been given

the name ZBT , or Zero Bus Turnaround

Addresses and control signals are applied to the SRAM

FUNCTIONAL BLOCK DIAGRAM

Address

SRAM

Control

(WE, CS, CEN)

Control Logic

Clk

Mux

Sel

Clock

Gate

Data

3618 drw 01

The IDT logo is a registered trademark and CacheRAM, Zero Bus Turnaround and ZBTare trademarks of Integrated Device Technology, Inc.

Pentium is a trademark of Intel Corp.

PowerPC is a trademark of International Business Machines, Inc.

COMMERCIAL TEMPERATURE RANGE

AUGUST 1996

1996 Integrated Device Technology, Inc.

11.3

DSC-3618/1

12 3 4 5 6 7...9

中文翻译

下载PDF

与IDT71V509相关器件

型号	品牌	获取价格	描述	数据表
IDT71V509S50Y	IDT	获取价格	128K x 8 3.3V SYNCHRONOUS SRAM WITH ZBTO AND FLOW-THROUGH OUTPUT
IDT71V509S66Y	IDT	获取价格	128K x 8 3.3V SYNCHRONOUS SRAM WITH ZBTO AND FLOW-THROUGH OUTPUT
IDT71V519S50PF	ETC	获取价格	x18 Fast Synchronous SRAM
IDT71V519S60PF	ETC	获取价格	x18 Fast Synchronous SRAM
IDT71V519S66PF	ETC	获取价格	x18 Fast Synchronous SRAM
IDT71V519S75PF	ETC	获取价格	x18 Fast Synchronous SRAM
IDT71V532S100PF	ETC	获取价格	x32 Fast Synchronous SRAM
IDT71V532S120PF	ETC	获取价格	x32 Fast Synchronous SRAM
IDT71V532S133PF	ETC	获取价格	x32 Fast Synchronous SRAM
IDT71V532S66PF	ETC	获取价格	x32 Fast Synchronous SRAM