Datasheet > IDT71V3576150BG

IDT71V3576150BG

更新时间： 2024-11-15 21:09:11

品牌	Logo	应用领域
艾迪悌 - IDT		静态存储器
页数	文件大小	规格书
17页	294K
描述
Cache SRAM, 128KX36, 3.8ns, CMOS, PBGA119, BGA-119

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

IDT71V3576150BG 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
零件包装代码：	BGA	包装说明：	BGA,
针数：	119	Reach Compliance Code：	compliant
ECCN代码：	3A991.B.2.A	HTS代码：	8542.32.00.41
风险等级：	5.8	Base Number Matches：	1

IDT71V3576150BG 数据手册

128K X 36, 256K X 18, 3.3V

SYNCHRONOUS SRAMS WITH

2.5V I/O OPTION, PIPELINED OUTPUTS,

BURST COUNTER,

PRELIMINARY

IDT71V2576

IDT71V2578

IDT71V3576

IDT71V3578

SINGLE CYCLE DESELECT

DESCRIPTION:

FEATURES:

The IDT71Vx576/578 are high-speed SRAMs organized as 128K x 36/

256K x 18. The IDT71Vx576/578 SRAMs contain write, data, address and

controlregisters. InternallogicallowstheSRAMtogenerateaself-timedwrite

basedupona decisionwhichcanbe leftuntilthe endofthe write cycle.

Theburstmodefeatureoffersthehighestlevelofperformancetothesystem

designer,astheIDT71Vx576/578canprovidefourcyclesofdataforasingle

addresspresentedtotheSRAM. Aninternalburstaddresscounteracceptsthe

firstcycleaddressfromtheprocessor,initiatingtheaccesssequence.Thefirst

cycleofoutputdatawillbepipelinedforonecyclebeforeitisavailableonthe

next rising clock edge. If burst mode operation is selected (ADV=LOW),

the subsequent three cycles of output data will be available to the user on

the next three rising clock edges. The order of these three addresses are

defined by the internal burst counter and the LBO input pin.

• 128K x 36, 256K x 18 memory configurations

• Supports high system speed:

– 200MHz 3.1ns clock access time

– 183MHz 3.3ns clock access time

– 166MHz 3.5ns clock access time

– 150MHz 3.8ns clock access time

– 133MHz 4.2ns clock access time

• LBO input selects interleaved or linear burst mode

• Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

• 3.3V core power supply

• Power down controlled by ZZ input

• 2.5V or 3.3V I/O option

TheIDT71Vx576/578SRAMsutilizeIDT’slatesthigh-performanceCMOS

processandarepackagedinaJEDECstandard14mmx20mm100-leadthin

plastic quad flatpack (TQFP) as well as a 119-lead ball grid array (BGA).

• Packaged in a JEDEC Standard 100-lead plastic thin quad flatpack

(TQFP) and 119-lead ball grid array (BGA)

PIN DESCRIPTION SUMMARY

-A17

Address Inputs

Input

I/O

Synchronous

Asynchronous

Synchronous

N/A

Chip Enable

0, CS

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

BWE

BW , BW

(1)

, BW

CLK

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Sleep Mode

Synchronous

ADV

ADSC

ADSP

LBO

Asynchronous

Synchronous

N/A

I/O

-I/O31, I/OP1-I/OP4

DD, VDDQ

Data Input / Output

Core Power, I/O Power

Ground

Supply

N/A

4876 tbl 01

NOTE:

1. BW3 and BW4 are not applicable for the IDT71Vx578.

APRIL 1999

1998 Integrated Device Technology, Inc.

DSC-4876/2

12 3 4 5 6 7...17

中文翻译

下载PDF

与IDT71V3576150BG相关器件

型号	品牌	获取价格	描述	数据表
IDT71V3576150PF	IDT	获取价格	Cache SRAM, 128KX36, 3.8ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, TQFP-100
IDT71V3576183BG	IDT	获取价格	Standard SRAM, 128KX36, 3.3ns, CMOS, PBGA119, BGA-119
IDT71V35761S	IDT	获取价格	128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Sin
IDT71V35761S_14	IDT	获取价格	3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V35761S166B	IDT	获取价格	Cache SRAM, 128KX36, 3.5ns, CMOS, PBGA119, BGA-119
IDT71V35761S166BG	IDT	获取价格	128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Sin
IDT71V35761S166BG8	IDT	获取价格	Cache SRAM, 128KX36, 3.5ns, CMOS, PBGA119, BGA-119
IDT71V35761S166BGG	IDT	获取价格	3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V35761S166BGG8	IDT	获取价格	3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V35761S166BGGI	IDT	获取价格	3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect

与IDT71V3576150BG相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

6
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

3
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

29
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

12

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT71V3576150BG

IDT71V3576150BG 技术参数

IDT71V3576150BG 数据手册

与IDT71V3576150BG相关器件

与IDT71V3576150BG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT71V3576150BG

IDT71V3576150BG 技术参数

IDT71V3576150BG 数据手册

与IDT71V3576150BG相关器件

与IDT71V3576150BG相关文章

您还可以找

您在本页遇到什么问题？