5秒后页面跳转
IDT71V256SB12Y PDF预览

IDT71V256SB12Y

更新时间: 2024-11-08 22:39:19
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器输入元件
页数 文件大小 规格书
6页 70K
描述
3.3V CMOS FAST SRAM WITH 2.5V COMPATIBLE INPUTS 256K (32K x 8-BIT)

IDT71V256SB12Y 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:SOJ
包装说明:SOJ, SOJ28,.34针数:28
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.32.00.41风险等级:5.8
最长访问时间:12 nsI/O 类型:COMMON
JESD-30 代码:R-PDSO-J28JESD-609代码:e0
长度:17.9324 mm内存密度:262144 bit
内存集成电路类型:CACHE TAG SRAM内存宽度:8
湿度敏感等级:3功能数量:1
端口数量:1端子数量:28
字数:32768 words字数代码:32000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:32KX8
输出特性:3-STATE可输出:YES
封装主体材料:PLASTIC/EPOXY封装代码:SOJ
封装等效代码:SOJ28,.34封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:PARALLEL
峰值回流温度(摄氏度):225电源:3.3 V
认证状态:Not Qualified座面最大高度:3.556 mm
最大待机电流:0.002 A最小待机电流:3 V
子类别:SRAMs最大压摆率:0.09 mA
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:J BEND
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:7.5184 mm
Base Number Matches:1

IDT71V256SB12Y 数据手册

 浏览型号IDT71V256SB12Y的Datasheet PDF文件第2页浏览型号IDT71V256SB12Y的Datasheet PDF文件第3页浏览型号IDT71V256SB12Y的Datasheet PDF文件第4页浏览型号IDT71V256SB12Y的Datasheet PDF文件第5页浏览型号IDT71V256SB12Y的Datasheet PDF文件第6页 
IDT71V256SB  
3.3V CMOS FAST SRAM  
WITH 2.5V COMPATIBLE INPUTS  
256K (32K x 8-BIT)  
Integrated Device Technology, Inc.  
FEATURES  
• Ideal for high-performance processor secondary cache  
• Fast access times:  
— 12/15/20ns  
• Inputs are 2.5V and LVTTL compatible: VIH = 1.8V  
• Outputs are LVTTL compatible  
• Low standby current (maximum):  
— 2mA full standby  
• Small packages for space-efficient layouts:  
— 28-pin 300 mil SOJ  
DESCRIPTION  
TheIDT71V256SBisa 262,144-bithigh-speedstaticRAM  
organized as 32K x 8. The improved VIH (1.8V) makes the  
inputs compatible with 2.5V logic levels. The IDT71V256SB  
is otherwise identical to the IDT71V256SA.  
The IDT71V256SB has outstanding low power character-  
istics while at the same time maintaining very high perfor-  
mance. Address access times of as fast as12 ns are ideal for  
tag SRAM in secondary cache designs.  
When power management logic puts the IDT71V256SB in  
standby mode, its very low power characteristics contribute to  
— 28-pin TSOP Type I  
• Produced with advanced high-performance CMOS extended battery life. By taking CS HIGH, the SRAM will  
technology  
• Single 3.3V(±0.3V) power supply  
automatically go to a low power standby mode and will remain  
in standby as long as CS remains HIGH. Furthermore, under  
full standby mode (CS at CMOS level, f=0), power consump-  
tion is guaranteed to always be less than 6.6mW and typically  
will be much smaller.  
The IDT71V256SB is packaged in 28-pin 300 mil SOJ and  
28-pin300 mil TSOP Type I packaging.  
FUNCTIONAL BLOCK DIAGRAM  
A
0
V
CC  
GND  
262,144 BIT  
MEMORY ARRAY  
ADDRESS  
DECODER  
A
14  
I/O  
0
7
I/O CONTROL  
INPUT  
DATA  
CIRCUIT  
I/O  
CS  
OE  
WE  
CONTROL  
CIRCUIT  
3770 drw 01  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.  
COMMERCIAL TEMPERATURE RANGES  
JANUARY 1997  
1997 Integrated Device Technology, Inc.  
3770/1  
7.??  
1

与IDT71V256SB12Y相关器件

型号 品牌 获取价格 描述 数据表
IDT71V256SB15PZ IDT

获取价格

3.3V CMOS FAST SRAM WITH 2.5V COMPATIBLE INPUTS 256K (32K x 8-BIT)
IDT71V256SB15Y IDT

获取价格

3.3V CMOS FAST SRAM WITH 2.5V COMPATIBLE INPUTS 256K (32K x 8-BIT)
IDT71V256SB20PZ IDT

获取价格

3.3V CMOS FAST SRAM WITH 2.5V COMPATIBLE INPUTS 256K (32K x 8-BIT)
IDT71V256SB20Y IDT

获取价格

3.3V CMOS FAST SRAM WITH 2.5V COMPATIBLE INPUTS 256K (32K x 8-BIT)
IDT71V256SL15PZ IDT

获取价格

Cache SRAM, 32KX8, 15ns, CMOS, PDSO28, TSOP1-28
IDT71V256SL15PZ8 IDT

获取价格

Cache SRAM, 32KX8, 15ns, CMOS, PDSO28, TSOP1-28
IDT71V256SL15TP ETC

获取价格

x8 SRAM
IDT71V256SL15Y ETC

获取价格

x8 SRAM
IDT71V256SL15Y8 IDT

获取价格

Cache SRAM, 32KX8, 15ns, CMOS, PDSO28, 0.300 INCH, SOJ-28
IDT71V25761 IDT

获取价格

128K X 36, 256K X 18 3.3V Synchronous SRAMs 2.5V I/O, Pipelined Outputs, Burst Counter, Si