Datasheet > IDT70V7319S

IDT70V7319S

更新时间： 2024-10-28 22:08:27

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
22页	620K
描述
HIGH-SPEED 3.3V 256K x 18 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDT70V7319S 数据手册

HIGH-SPEED 3.3V 256K x 18

SYNCHRONOUS

BANK-SWITCHABLE

IDT70V7319S

DUAL-PORT STATIC RAM

WITH 3.3V OR 2.5V INTERFACE

Features:

◆

256K x 18 Synchronous Bank-Switchable Dual-ported

SRAM Architecture

– Data input, address, byte enable and control registers

– Self-timedwriteallowsfastcycletime

Separate byte controls for multiplexed bus and bus

matching compatibility

LVTTL- compatible, 3.3V (±150mV) power supply

for core

LVTTL compatible, selectable 3.3V (±150mV) or 2.5V

(±100mV) power supply for I/Os and control signals on

each port

Industrial temperature range (-40°C to +85°C) is

available at 166MHz and 133MHz

Available in a 144-pin Thin Quad Flatpack (TQFP),

208-pin fine pitch Ball Grid Array (fpBGA), and 256-pin Ball

GridArray(BGA)

Supports JTAG features compliant with IEEE 1149.1

– Due to limited pin count, JTAG is not supported on the

144-pin TQFP package.

◆

– 64 independent 4K x 18 banks

– 4 megabits of memory on chip

Bank access controlled via bank address pins

High-speed data access

◆

– Commercial:3.4ns (200MHz)/3.6ns (166MHz)/

4.2ns (133MHz) (max.)

– Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)

Selectable Pipelined or Flow-Through output mode

Counter enable and repeat features

Dual chip enables allow for depth expansion without

additional logic

Full synchronous operation on both ports

– 5ns cycle time, 200MHzoperation(14Gbps bandwidth)

– Fast 3.4ns clock to data out

◆

– 1.5ns setup to clock and 0.5ns hold on all control, data, and

address inputs @ 200MHz

FunctionalBlockDiagram

PL/FT

OPT

CLK

ADS

CNTEN

REPEAT

R/W

OPT

CLK

ADS

CNTEN

REPEAT

R/W

CE0L

CE1L

MUX

CONTROL

LOGIC

CONTROL

LOGIC

CE0R

CE1R

4Kx18

MEMORY

ARRAY

(BANK 0)

MUX

I/O

CONTROL

I/O

CONTROL

I/O0L-17L

I/O0R-17R

4Kx18

MEMORY

ARRAY

11R

(BANK 1)

11L

ADDRESS

DECODE

ADDRESS

DECODE

MUX

BA5R

BA4R

BA3R

BA2R

BA1R

BA0R

BA5L

BA4L

BA3L

BA2L

BA1L

BA0L

BANK

DECODE

BANK

DECODE

MUX

4Kx18

MEMORY

ARRAY

(BANK 63)

NOTE:

MUX

1. The Bank-Switchable dual-port uses a true SRAM

core instead of the traditional dual-port SRAM core.

As a result, it has unique operating characteristics.

Please refer to the functional description on page 19

for details.

5629 drw 01

TMS

TCK

TRST

TDI

TDO

JTAG

DECEMBER 2002

DSC 5629/6

12 3 4 5 6 7...22

中文翻译

下载PDF

与IDT70V7319S相关器件

型号	品牌	获取价格	描述	数据表
IDT70V7319S133BC	IDT	获取价格	HIGH-SPEED 3.3V 256K x 18 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.
IDT70V7319S133BC8	IDT	获取价格	Dual-Port SRAM, 256KX18, 15ns, CMOS, PBGA256, BGA-256
IDT70V7319S133BCI	IDT	获取价格	HIGH-SPEED 3.3V 256K x 18 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.
IDT70V7319S133BCI8	IDT	获取价格	Dual-Port SRAM, 256KX18, 15ns, CMOS, PBGA256, BGA-256
IDT70V7319S133BF	IDT	获取价格	HIGH-SPEED 3.3V 256K x 18 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.
IDT70V7319S133BF8	IDT	获取价格	Dual-Port SRAM, 256KX18, 15ns, CMOS, PBGA208, FBGA-208
IDT70V7319S133BFI	IDT	获取价格	HIGH-SPEED 3.3V 256K x 18 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.
IDT70V7319S133BFI8	IDT	获取价格	Dual-Port SRAM, 256KX18, 15ns, CMOS, PBGA208, FBGA-208
IDT70V7319S133DA	IDT	获取价格	Dual-Port SRAM, 256KX18, 4.2ns, PQFP144, TQFP-144
IDT70V7319S133DAI	IDT	获取价格	Dual-Port SRAM, 256KX18, 4.2ns, PQFP144, TQFP-144

与IDT70V7319S相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

15
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

18
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

42
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

49

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT70V7319S

IDT70V7319S 数据手册

与IDT70V7319S相关器件

与IDT70V7319S相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT70V7319S

IDT70V7319S 数据手册

与IDT70V7319S相关器件

与IDT70V7319S相关文章

您还可以找

您在本页遇到什么问题？