5秒后页面跳转
ICS87972DYI-147LFT PDF预览

ICS87972DYI-147LFT

更新时间: 2024-11-17 14:51:23
品牌 Logo 应用领域
艾迪悌 - IDT 时钟外围集成电路晶体
页数 文件大小 规格书
17页 638K
描述
Processor Specific Clock Generator, 150MHz, PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQFP-52

ICS87972DYI-147LFT 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:QFP
包装说明:LQFP,针数:52
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.52
Is Samacsys:NJESD-30 代码:S-PQFP-G52
JESD-609代码:e3长度:10 mm
端子数量:52最高工作温度:85 °C
最低工作温度:-40 °C最大输出时钟频率:150 MHz
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE
峰值回流温度(摄氏度):260主时钟/晶体标称频率:150 MHz
认证状态:Not Qualified座面最大高度:1.6 mm
最大供电电压:3.465 V最小供电电压:3.135 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:10 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFICBase Number Matches:1

ICS87972DYI-147LFT 数据手册

 浏览型号ICS87972DYI-147LFT的Datasheet PDF文件第2页浏览型号ICS87972DYI-147LFT的Datasheet PDF文件第3页浏览型号ICS87972DYI-147LFT的Datasheet PDF文件第4页浏览型号ICS87972DYI-147LFT的Datasheet PDF文件第5页浏览型号ICS87972DYI-147LFT的Datasheet PDF文件第6页浏览型号ICS87972DYI-147LFT的Datasheet PDF文件第7页 
LOW SKEW, 1-TO-12 LVCMOS/LVTTL CLOCK MULTIPLIER/  
ZERO DELAY BUFFER  
ICS87972I-147  
General Description  
Features  
The ICS87972I-147 is a low skew, LVCMOS/LVTTL  
Fully integrated PLL  
S
IC  
Clock Generator and a member of the HiPerClockS™  
family of High Performance Clock Solutions from  
ICS. The ICS87972I-147 has three selectable inputs  
and provides 14 LVCMOS/LVTTL outputs.  
Fourteen LVCMOS/LVTTL outputs; (12)clocks, (1)feedback,  
HiPerClockS™  
(1)sync  
Selectable crystal oscillator interface or LVCMOS/LVTTL  
reference clock inputs  
The ICS87972I-147 is a highly flexible device. Using the crystal  
oscillator input, it can be used to generate clocks for a system. All  
of these clocks can be the same frequency or the device can be  
configured to generate up to three different frequencies among the  
three output banks. Using one of the single ended inputs, the  
ICS87972I-147 can be used as a zero delay buffer/multiplier/  
divider in clock distribution applications.  
CLK0, CLK1 can accept the following input levels:  
LVCMOS or LVTTL  
Output frequency range: 10MHz to 150MHz  
VCO range: 240MHz to 500MHz  
Output skew: 200ps (maximum)  
Cycle-to-cycle jitter, (all banks ÷4): 55ps (maximum)  
Full 3.3V supply voltage  
The three output banks and feedback output each have their own  
output dividers which allows the device to generate a multitude of  
different bank frequency ratios and output-to-input frequency  
ratios. In addition, 2 outputs in Bank C (QC2, QC3) can be select-  
ed to be inverting or non-inverting. The output frequency range is  
10MHz to 150MHz. Input frequency range is 6MHz to 150MHz.  
-40°C to 85°C ambient operating temperature  
Compatible with PowerPCand PentiumMicroprocessors  
Available in both standard (RoHS 5) and lead-free (RoHS 6)  
packages.  
The ICS87972I-147 also has a QSYNC output which can be used  
or system synchronization purposes. It monitors Bank A and Bank  
C outputs and goes low one period of the faster clock prior to  
coincident rising edges of Bank A and Bank C clocks. QSYNC  
then goes high again when the coincident rising edges of Bank A  
and Bank C occur. This feature is used primarily in applications  
where Bank A and Bank C are running at different frequencies,  
and is particularly useful when they are running at non-integer  
multiples of one another.  
Pin Assignment  
Example Applications:  
39 38 37 36 35 34 33 32 31 30 29 28 27  
1.System Clock generator: Use a 16.66 MHz Crystal to generate  
eight 33.33MHz copies for PCI and four 100MHz copies for the  
CPU or PCI-X.  
26  
25  
FSEL_B1 40  
FSEL_B0 41  
FSEL_A1 42  
FSEL_FB1  
QSYNC  
24 GNDO  
23  
QC0  
FSEL_A0  
QA3  
43  
44  
45  
46  
2.Line Card Multiplier: Multiply 19.44MHz from a back plane to  
77.76MHz for the line Card ASICs and Serdes.  
22 VDDO  
21 QC1  
VDDO  
QA2  
20 FSEL_C0  
3.Zero Delay buffer for Synchronous memory: Fan out up to  
twelve 100MHz copies from a memory controller reference  
clock to the memory chips on a memory module with zero delay.  
19  
18  
17  
16  
GNDO 47  
QA1 48  
FSEL_C1  
QC2  
VDDO  
VDDO  
QA0 50  
49  
QC3  
15 GNDO  
51  
52  
GNDO  
VCO_SEL  
14 INV_CLK  
1
2 3 4 5 6 7 8 9 10 11 12 13  
ICS87972I-147  
52-Lead LQFP  
10mm x 10mm x 1.4mm package body  
Y Package  
Top View  
IDT™ / ICS™ LVCMOS CLOCK MULTIPLIER/ZERO DELAY BUFFER  
1
ICS87972DYI-147 REV. A JUNE 5, 2008  

ICS87972DYI-147LFT 替代型号

型号 品牌 替代类型 描述 数据表
87972DYI-147LFT IDT

功能相似

Low Skew, 1-to-12 LVCMOS/LVTTL Clock Multiplier/Zero Delay Buffer
87972DYI-147LF IDT

功能相似

Low Skew, 1-to-12 LVCMOS/LVTTL Clock Multiplier/Zero Delay Buffer

与ICS87972DYI-147LFT相关器件

型号 品牌 获取价格 描述 数据表
ICS87972DYILF IDT

获取价格

Processor Specific Clock Generator, 125MHz, PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQ
ICS87972DYILFT SPECTRUM

获取价格

Processor Specific Clock Generator, 125MHz, CMOS, PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, ROHS
ICS87972DYILFT IDT

获取价格

Processor Specific Clock Generator, 125MHz, PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-026, LQ
ICS87972DYIT SPECTRUM

获取价格

Processor Specific Clock Generator, 125MHz, CMOS, PQFP52, 10 X 10 MM, 1.40 MM HEIGHT, MS-0
ICS87972DYIT ICSI

获取价格

LOW SKEW, 1-TO-12 LVCMOS CLOCK MULTIPLIER/ZERO DELAY BUFFER
ICS87972I ICSI

获取价格

LOW SKEW, 1-TO-12 LVCMOS CLOCK MULTIPLIER/ZERO DELAY BUFFER
ICS87972I IDT

获取价格

LOW SKEW, 1-TO-12 LVCMOS/LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
ICS87973BYILF IDT

获取价格

PLL Based Clock Driver, 12 True Output(s), 0 Inverted Output(s), CMOS, PQFP52, 10 X 10 MM,
ICS87973CYI IDT

获取价格

PLL Based Clock Driver, 12 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40
ICS87973CYILF IDT

获取价格

PLL Based Clock Driver, 12 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.40