5秒后页面跳转
ICS527R-02ILFT PDF预览

ICS527R-02ILFT

更新时间: 2024-11-06 14:51:19
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
10页 163K
描述
PLL Based Clock Driver, 527 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO28, 0.150 INCH, 0.025 INCH PITCH, MO-153, SSOP-28

ICS527R-02ILFT 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:0.150 INCH, 0.025 INCH PITCH, MO-153, SSOP-28针数:28
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.75Is Samacsys:N
系列:527输入调节:DIFFERENTIAL
JESD-30 代码:R-PDSO-G28JESD-609代码:e3
长度:9.9 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:28实输出次数:2
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):260
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.25 ns
座面最大高度:1.75 mm最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:3.9 mm最小 fmax:140 MHz
Base Number Matches:1

ICS527R-02ILFT 数据手册

 浏览型号ICS527R-02ILFT的Datasheet PDF文件第2页浏览型号ICS527R-02ILFT的Datasheet PDF文件第3页浏览型号ICS527R-02ILFT的Datasheet PDF文件第4页浏览型号ICS527R-02ILFT的Datasheet PDF文件第5页浏览型号ICS527R-02ILFT的Datasheet PDF文件第6页浏览型号ICS527R-02ILFT的Datasheet PDF文件第7页 
DATASHEET  
CLOCK SLICER USER CONFIGURABLE PECL INPUT ZERO DELAY BUFFER  
ICS527-02  
Description  
Features  
The ICS527-02 Clock Slicer is the most flexible way to  
generate a CMOS output clock from a PECL input  
clock with zero skew. The user can easily configure the  
device to produce nearly any output clock that is  
multiplied or divided from the input clock. The part  
supports non-integer multiplications and divisions. A  
SYNC pulse indicates when the rising clock edges are  
aligned with zero skew. Using Phase-Locked Loop  
(PLL) techniques, the device accepts an input clock up  
to 200 MHz and produces an output clock up to 160  
MHz.  
Packaged as 28-pin SSOP, Pb-free (150 mil body)  
Synchronizes fractional clocks rising edges  
PECL IN to CMOS OUT  
Pin selectable dividers  
Zero input to output skew  
User determines the output frequency—no software  
needed  
Slices frequency or period  
Input clock frequency of 1.5 MHz to 200 MHz  
Output clock frequencies from 4 MHz to 160 MHz  
Very low jitter  
Duty cycle of 45/55  
Operating voltage of 3.3 V  
The ICS527-02 aligns rising edges on PECLIN with  
FBIN at a ratio determined by the reference and  
feedback dividers.  
For a PECL input and output clock with zero delay, use  
the ICS527-04.  
Advanced, low-power CMOS process  
Industrial temperature version available  
For a CMOS input and PECL output with zero delay,  
use the ICS527-03.  
Block Diagram  
R6:R0  
7
2
VDD  
PECLIN  
PECLIN  
Reference  
Divider  
33 ohm  
CLK1  
Phase Comparator,  
Charge Pump, and  
Loop Filter  
Output  
Divider  
VCO  
Divide  
by 2  
33 ohm  
1
0
FBIN  
Feedback  
Divider  
CLK2  
SYNC  
Feedback can  
come from  
CLK1 or CLK2  
(not both)  
2
GND  
DIV2  
7
2
PDTS  
F6:F0  
S1:S0  
IDT™ / ICS™ CLOCK SLICER USER CONFIGURABLE PECL INPUT ZERO DELAY BUFFER 1  
ICS527-02  
REV J 051310  

与ICS527R-02ILFT相关器件

型号 品牌 获取价格 描述 数据表
ICS527R-02IT ICSI

获取价格

Clock Slicer User Configurable PECL Input Zero Delay Buffer
ICS527R-02LF IDT

获取价格

PLL Based Clock Driver, 527 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO28,
ICS527R-02T ICSI

获取价格

Clock Slicer User Configurable PECL Input Zero Delay Buffer
ICS527R-03 ICSI

获取价格

Clock Slicer User Configurable PECL Output Zero Delay Buffer
ICS527R-03LF IDT

获取价格

PLL Based Clock Driver, 1 True Output(s), 1 Inverted Output(s), CMOS, PDSO28, 0.150 INCH,
ICS527R-03LFT IDT

获取价格

PLL Based Clock Driver, 1 True Output(s), 1 Inverted Output(s), CMOS, PDSO28, 0.150 INCH,
ICS527R-03T ICSI

获取价格

Clock Slicer User Configurable PECL Output Zero Delay Buffer
ICS527R-04 ICSI

获取价格

Clock Slicer User Configurable PECL input Zero Delay Buffer
ICS527R-04LF IDT

获取价格

PLL Based Clock Driver, 527 Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO28,
ICS527R-04T ICSI

获取价格

Clock Slicer User Configurable PECL input Zero Delay Buffer