5秒后页面跳转
ICS276PGLFT PDF预览

ICS276PGLFT

更新时间: 2024-10-27 14:51:19
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
10页 160K
描述
Clock Generator, 200MHz, CMOS, PDSO16, 0.173 INCH, ROHS COMPLIANT, TSSOP-16

ICS276PGLFT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:0.173 INCH, ROHS COMPLIANT, TSSOP-16针数:16
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.75
JESD-30 代码:R-PDSO-G16JESD-609代码:e3
长度:5 mm湿度敏感等级:1
端子数量:16最高工作温度:70 °C
最低工作温度:最大输出时钟频率:200 MHz
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260主时钟/晶体标称频率:27 MHz
认证状态:Not Qualified座面最大高度:1.2 mm
最大供电电压:3.465 V最小供电电压:3.135 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Matte Tin (Sn) - annealed端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHERBase Number Matches:1

ICS276PGLFT 数据手册

 浏览型号ICS276PGLFT的Datasheet PDF文件第2页浏览型号ICS276PGLFT的Datasheet PDF文件第3页浏览型号ICS276PGLFT的Datasheet PDF文件第4页浏览型号ICS276PGLFT的Datasheet PDF文件第5页浏览型号ICS276PGLFT的Datasheet PDF文件第6页浏览型号ICS276PGLFT的Datasheet PDF文件第7页 
DATASHEET  
TRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK SYNTHESIZER  
ICS276  
Description  
Features  
The ICS276 field programmable VCXO clock synthesizer  
generates up to three high-quality, high-frequency clock  
outputs including multiple reference clocks from a  
low-frequency crystal input. It is designed to replace  
crystals and crystal oscillators in most electronic systems.  
Packaged as 16-pin TSSOP – Pb-free, RoHS compliant  
Eight addressable registers  
Replaces multiple crystals and oscillators  
Output frequencies up to 200 MHz at 3.3 V  
Input crystal frequency of 5 to 27 MHz  
Up to three reference outputs  
Operating voltages of 3.3 V  
VDDO output control from 1.8 V to 3.3 V  
Controllable output drive levels  
TM  
Using IDT’s VersaClock software to configure PLLs and  
outputs, the ICS276 contains a One-Time Programmable  
(OTP) ROM for field programmability. Programming  
features include VCXO and eight selectable configuration  
registers.  
Advanced, low-power CMOS process  
Each of the outputs are powered by a single VDDO voltage.  
VDDO may vary from 1.8 V to VDD.  
Using Phase-Locked Loop (PLL) techniques, the device  
runs from a standard fundamental mode, inexpensive  
crystal, or clock. It can replace VCXOs, multiple crystals  
and oscillators, saving board space and cost.  
The ICS276 is also available in factory programmed custom  
versions for high-volume applications.  
Block Diagram  
3
VDDO  
VDD  
3
OTP  
PLL1  
S2:S0  
ROM  
with  
CLK1  
CLK2  
CLK3  
PLL  
Values  
Divide  
Logic  
and  
Output  
Enable  
Control  
PLL2  
PLL3  
VIN  
X1  
X2  
Voltage  
Controlled  
Crystal  
Crystal  
Oscillator  
GND  
2
External capacitors  
are required.  
PDTS  
IDT™ / ICS™ TRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK SYNTHESIZER 1  
ICS276  
REV E 051310  

与ICS276PGLFT相关器件

型号 品牌 获取价格 描述 数据表
ICS276PGT IDT

获取价格

Clock Generator, 200MHz, CMOS, PDSO16, 0.173 INCH, TSSOP-16
ICS280 ICSI

获取价格

Package Outline and Package Dimensions (16-pin TSSOP,173 Mil. Body)
ICS280GI-XX IDT

获取价格

Clock Generator, 200MHz, CMOS, PDSO16, 0.173 INCH, TSSOP-16
ICS280GI-XXT IDT

获取价格

Clock Generator, 200MHz, CMOS, PDSO16, 0.173 INCH, TSSOP-16
ICS280G-XX IDT

获取价格

Clock Generator, 200MHz, CMOS, PDSO16, 0.173 INCH, TSSOP-16
ICS280G-XXT IDT

获取价格

Clock Generator, 200MHz, CMOS, PDSO16, 0.173 INCH, TSSOP-16
ICS280PG IDT

获取价格

Clock Generator, 200MHz, CMOS, PDSO16, 0.173 INCH, TSSOP-16
ICS280PG ICSI

获取价格

Package Outline and Package Dimensions (16-pin TSSOP,173 Mil. Body)
ICS280PGI ICSI

获取价格

Package Outline and Package Dimensions (16-pin TSSOP,173 Mil. Body)
ICS280PGILF ICSI

获取价格

Package Outline and Package Dimensions (16-pin TSSOP,173 Mil. Body)