5秒后页面跳转
ICS280PG PDF预览

ICS280PG

更新时间: 2024-02-02 03:44:36
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
10页 174K
描述
Clock Generator, 200MHz, CMOS, PDSO16, 0.173 INCH, TSSOP-16

ICS280PG 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:0.173 INCH, TSSOP-16针数:16
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.2
Is Samacsys:NJESD-30 代码:R-PDSO-G16
JESD-609代码:e0长度:5 mm
端子数量:16最高工作温度:70 °C
最低工作温度:最大输出时钟频率:200 MHz
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):NOT SPECIFIED主时钟/晶体标称频率:50 MHz
认证状态:Not Qualified座面最大高度:1.2 mm
最大供电电压:3.465 V最小供电电压:3.135 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:TIN LEAD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHERBase Number Matches:1

ICS280PG 数据手册

 浏览型号ICS280PG的Datasheet PDF文件第2页浏览型号ICS280PG的Datasheet PDF文件第3页浏览型号ICS280PG的Datasheet PDF文件第4页浏览型号ICS280PG的Datasheet PDF文件第5页浏览型号ICS280PG的Datasheet PDF文件第6页浏览型号ICS280PG的Datasheet PDF文件第7页 
DATASHEET  
TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER ICS280  
Description  
Features  
The ICS280 field programmable spread spectrum clock  
synthesizer generates up to four high-quality,  
high-frequency clock outputs including multiple reference  
clocks from a low-frequency crystal input. It is designed to  
replace crystals, crystal oscillators and stand alone spread  
spectrum devices in most electronic systems.  
Packaged as 16-pin TSSOP  
Eight addressable registers  
Replaces multiple crystals and oscillators  
Output frequencies up to 200 MHz at 3.3 V  
Configurable Spread Spectrum Modulation  
Input crystal frequency of 5 to 27 MHz  
Input clock frequency of 3 to 166 MHz  
Up to four reference outputs  
TM  
Using IDT’s VersaClock software to configure PLLs and  
outputs, the ICS280 contains a One-Time Programmable  
(OTP) ROM for field programmability. Programming  
features include input/output frequencies, spread spectrum  
amount and eight selectable configuration registers.  
Operating voltages of 3.3 V  
Controllable output drive levels  
Advanced, low-power CMOS process  
Available in RoHS compliant packaging  
NOTE: EOL for non-green parts to occur on 5/13/10  
per PDN U-09-01  
Using Phase-Locked Loop (PLL) techniques, the device  
runs from a standard fundamental mode, inexpensive  
crystal, or clock. It can replace multiple crystals and  
oscillators, saving board space and cost.  
The ICS280 is also available in factory programmed custom  
versions for high-volume applications.  
Block Diagram  
3
VDD  
PLL1 with  
Spread  
Spectrum  
3
S2:S0  
OTP  
ROM  
CLK1  
CLK2  
CLK3  
CLK4  
with PLL  
Values  
Divide  
Logic  
and  
Output  
Enable  
Control  
PLL2  
PLL3  
Crystal or  
Clock Input  
X1/ICLK  
X2  
Crystal  
Oscillator  
3
GND  
External capacitors  
are required with a crystal input.  
PDTS  
IDT™ / ICS™ TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER 1  
ICS280  
REV E 083109  

ICS280PG 替代型号

型号 品牌 替代类型 描述 数据表
280PGILF IDT

完全替代

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER

与ICS280PG相关器件

型号 品牌 描述 获取价格 数据表
ICS280PGI ICSI Package Outline and Package Dimensions (16-pin TSSOP,173 Mil. Body)

获取价格

ICS280PGILF ICSI Package Outline and Package Dimensions (16-pin TSSOP,173 Mil. Body)

获取价格

ICS280PGILF IDT Clock Generator, 200MHz, CMOS, PDSO16, 0.173 INCH, ROHS COMPLIANT, TSSOP-16

获取价格

ICS280PGILFT IDT Clock Generator, 200MHz, CMOS, PDSO16, 0.173 INCH, ROHS COMPLIANT, TSSOP-16

获取价格

ICS280PGIT IDT Clock Generator, 200MHz, CMOS, PDSO16, 0.173 INCH, TSSOP-16

获取价格

ICS280PGLF ICSI Package Outline and Package Dimensions (16-pin TSSOP,173 Mil. Body)

获取价格