Datasheet > IBMN364804CT3C-75A

IBMN364804CT3C-75A

更新时间： 2024-11-20 23:57:43

品牌	Logo	应用领域
其他 - ETC		内存集成电路光电二极管动态存储器时钟
页数	文件大小	规格书
71页	1201K
描述
x8 SDRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IBMN364804CT3C-75A 数据手册

浏览型号IBMN364804CT3C-75A的Datasheet PDF文件第2页

浏览型号IBMN364804CT3C-75A的Datasheet PDF文件第3页

浏览型号IBMN364804CT3C-75A的Datasheet PDF文件第4页

浏览型号IBMN364804CT3C-75A的Datasheet PDF文件第5页

浏览型号IBMN364804CT3C-75A的Datasheet PDF文件第6页

浏览型号IBMN364804CT3C-75A的Datasheet PDF文件第7页

IBMN364164 IBMN364804

IBMN364404

64Mb Synchronous DRAM - Die Revision C

Features

• Programmable Wrap: Sequential or Interleave

• Multiple Burst Read with Single Write Option

• High Performance:

-68 -75A, -260, -360,

CL=3 CL=3 CL=2 CL=3

Units

• Automatic and Controlled Precharge Command

• Data Mask for Read/Write control (x4, x8)

• Dual Data Mask for byte control (x16)

• Auto Refresh (CBR) and Self Refresh

• Suspend Mode and Power Down Mode

• Standard or Low Power operation

• 4096 refresh cycles/64ms

f_CK

t_CK

t_AC

Clock Frequency

Clock Cycle

150

133

7.5

100

100 MHz

6.67

—

Clock Access Time¹

Clock Access Time²

—

t_AC

5.4

—

1. Terminated load. See AC Characteristics on page 40.

2. Unterminated load. See AC Characteristics on page 40.

• Single Pulsed RAS Interface

• Random Column Address every CLK (1-N Rule)

• Single 3.3V ± 0.3V Power Supply

• LVTTL compatible

• Fully Synchronous to Positive Clock Edge

• Four Banks controlled by A12/A13 (Bank Select)

• Programmable CAS Latency: 2, 3

• Package: 54-pin 400 mil TSOP-Type II

• Programmable Burst Length: 1, 2, 4, 8, full-page

Description

The IBMN364404, IBMN364804, and IBMN364164

are four-bank Synchronous DRAMs organized as

4Mbit x 4 I/O x 4 Bank, 2Mbit x 8 I/O x 4 Bank, and

1Mbit x 16 I/O x 4 Bank, respectively. These syn-

chronous devices achieve high-speed data transfer

rates of up to 150MHz by employing a pipeline chip

architecture that synchronizes the output data to a

system clock. The chip is fabricated with IBM’s

advanced 64Mbit single transistor CMOS DRAM

process technology.

accepts address data in the conventional RAS/CAS

multiplexing style. Twelve row addresses (A0-A11)

and two bank select addresses (A12, A13) are

strobed with RAS. Ten column addresses (A0-A9)

plus bank select addresses and A10 are strobed

with CAS. Column address A9 is dropped on the x8

device and column addresses A8 and A9 are

dropped on the x16 device.

Prior to any access operation, the CAS latency,

burst length, and burst sequence must be pro-

grammed into the device by address inputs A0-A9

during a mode register set cycle. In addition, it is

possible to program a multiple burst sequence with

single write cycle for write through cache operation.

The device is designed to comply with all JEDEC

standards set for synchronous DRAM products,

both electrically and mechanically. All of the control,

address, and data input/output (I/O or DQ) circuits

are synchronized with the positive edge of an exter-

nally supplied clock.

Operating the four memory banks in an interleave

fashion allows random access operation to occur at

a higher rate than is possible with standard DRAMs.

A sequential and gapless data rate of up to 150MHz

is possible depending on burst length, CAS latency,

and speed grade of the device. Auto Refresh (CBR),

Self Refresh, and Low Power operation are sup-

ported.

RAS, CAS, WE, and CS are pulsed signals which

are examined at the positive edge of each externally

applied clock (CLK). Internal chip operating modes

are defined by combinations of these signals and a

command decoder initiates the necessary timings

for each operation. A fourteen bit address bus

19L3265.E35856B

1/01

Use is further subject to the provisions at the end of this document.

Page 1 of 71

12 3 4 5 6 7...71

中文翻译

下载PDF

与IBMN364804CT3C-75A相关器件

型号	品牌	获取价格	描述	数据表
IBMN612404GT3B-75N	IBM	获取价格	DDR DRAM, 32MX4, 0.75ns, CMOS, PDSO66, 0.400 INCH, PLASTIC, TSOP2-66
IBMN612404GT3B-7N	IBM	获取价格	DDR DRAM, 32MX4, 0.75ns, CMOS, PDSO66, 0.400 INCH, PLASTIC, TSOP2-66
IBMN612404GT3B-8N	IBM	获取价格	DDR DRAM, 32MX4, 0.8ns, CMOS, PDSO66, 0.400 INCH, PLASTIC, TSOP2-66
IBMN612405GT3B-75N	IBM	获取价格	DDR DRAM, 32MX4, 0.75ns, CMOS, PDSO66, 0.400 INCH, PLASTIC, TSOP2-66
IBMN612405GT3B-7N	IBM	获取价格	DDR DRAM, 32MX4, 0.75ns, CMOS, PDSO66, 0.400 INCH, PLASTIC, TSOP2-66
IBMN612405GT3B-8N	IBM	获取价格	DDR DRAM, 32MX4, 0.8ns, CMOS, PDSO66, 0.400 INCH, PLASTIC, TSOP2-66
IBMN612804GT3B-75N	IBM	获取价格	DDR DRAM, 16MX8, 0.75ns, CMOS, PDSO66, 0.400 INCH, PLASTIC, TSOP2-66
IBMN612804GT3B-7N	IBM	获取价格	DDR DRAM, 16MX8, 0.75ns, CMOS, PDSO66, 0.400 INCH, PLASTIC, TSOP2-66
IBMN612804GT3B-8N	IBM	获取价格	DDR DRAM, 16MX8, 0.8ns, CMOS, PDSO66, 0.400 INCH, PLASTIC, TSOP2-66
IBMN612805GT3B-75N	IBM	获取价格	DDR DRAM, 16MX8, 0.75ns, CMOS, PDSO66, 0.400 INCH, PLASTIC, TSOP2-66

与IBMN364804CT3C-75A相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

27
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

19
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

49
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

47

产品中心

服务支持

精选活动

关于我们

帮助中心

IBMN364804CT3C-75A

IBMN364804CT3C-75A 数据手册

与IBMN364804CT3C-75A相关器件

与IBMN364804CT3C-75A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IBMN364804CT3C-75A

IBMN364804CT3C-75A 数据手册

与IBMN364804CT3C-75A相关器件

与IBMN364804CT3C-75A相关文章

您还可以找

您在本页遇到什么问题？