5秒后页面跳转
HY57V64820HG PDF预览

HY57V64820HG

更新时间: 2024-02-14 06:00:12
品牌 Logo 应用领域
海力士 - HYNIX 动态存储器
页数 文件大小 规格书
11页 135K
描述
4 Banks x 2M x 8Bit Synchronous DRAM

HY57V64820HG 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:TSOP2包装说明:TSOP2, TSOP54,.46,32
针数:54Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.02
风险等级:5.82访问模式:FOUR BANK PAGE BURST
最长访问时间:6 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):100 MHzI/O 类型:COMMON
交错的突发长度:1,2,4,8JESD-30 代码:R-PDSO-G54
长度:22.23 mm内存密度:67108864 bit
内存集成电路类型:SYNCHRONOUS DRAM内存宽度:8
功能数量:1端口数量:1
端子数量:54字数:8388608 words
字数代码:8000000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:8MX8输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TSOP2
封装等效代码:TSOP54,.46,32封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 V认证状态:Not Qualified
刷新周期:4096座面最大高度:1.194 mm
自我刷新:YES连续突发长度:1,2,4,8,FP
最大待机电流:0.002 A子类别:DRAMs
最大压摆率:0.16 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:10.16 mm
Base Number Matches:1

HY57V64820HG 数据手册

 浏览型号HY57V64820HG的Datasheet PDF文件第2页浏览型号HY57V64820HG的Datasheet PDF文件第3页浏览型号HY57V64820HG的Datasheet PDF文件第4页浏览型号HY57V64820HG的Datasheet PDF文件第5页浏览型号HY57V64820HG的Datasheet PDF文件第6页浏览型号HY57V64820HG的Datasheet PDF文件第7页 
HY57V64820HG  
4 Banks x 2M x 8Bit Synchronous DRAM  
DESCRIPTION  
The Hynix HY57V64820HG is a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the main memory applications which  
require large memory density and high bandwidth. HY57V64820HG is organized as 4banks of 2,097,152x8.  
HY57V64820HG is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchro-  
nized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output  
voltage levels are compatible with LVTTL.  
Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by  
a single control command (Burst length of 1,2,4,8 or Full page), and the burst count sequence(sequential or interleave). A burst of read  
or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or  
write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)  
FEATURES  
Single 3.3±0.3V power supply  
Auto refresh and self refresh  
All device pins are compatible with LVTTL interface  
4096 refresh cycles / 64ms  
JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin  
pitch  
Programmable Burst Length and Burst Type  
- 1, 2, 4, 8 or Full page for Sequential Burst  
- 1, 2, 4 or 8 for Interleave Burst  
All inputs and outputs referenced to positive edge of sys-  
tem clock  
Data mask function by DQM  
Internal four banks operation  
Programmable CAS Latency ; 2, 3 Clocks  
ORDERING INFORMATION  
Part No.  
Clock Frequency  
Power  
Organization  
Interface  
Package  
HY57V64820HGT-5/55/6/7  
HY57V64820HGT-K  
HY57V64820HGT-H  
HY57V64820HGT-8  
HY57V64820HGT-P  
HY57V64820HGT-S  
HY57V64820HGLT-5/55/6/7  
HY57V64820HGLT-K  
HY57V64820HGLT-H  
HY57V64820HGLT-8  
HY57V64820HGLT-P  
HY57V64820HGLT-S  
200/183/166/143MHz  
133MHz  
133MHz  
Normal  
125MHz  
100MHz  
100MHz  
4Banks x 2Mbits x8  
LVTTL  
400mil 54pin TSOP II  
200/183/166/143MHz  
133MHz  
133MHz  
Low power  
125MHz  
100MHz  
100MHz  
This document is a general product description and is subject to change without notice.Hynix Semiconductor does not assume any responsibility for use  
of circuits described. No patent licenses are implied.  
Rev. 0.5/Sep. 02  
1

与HY57V64820HG相关器件

型号 品牌 描述 获取价格 数据表
HY57V64820HGLT ETC 8Mx8|3.3V|4K|6|SDR SDRAM - 64M

获取价格

HY57V64820HGLT-5 HYNIX 4 Banks x 2M x 8Bit Synchronous DRAM

获取价格

HY57V64820HGLT-55 HYNIX 4 Banks x 2M x 8Bit Synchronous DRAM

获取价格

HY57V64820HGLT-6 HYNIX 4 Banks x 2M x 8Bit Synchronous DRAM

获取价格

HY57V64820HGLT-7 HYNIX 4 Banks x 2M x 8Bit Synchronous DRAM

获取价格

HY57V64820HGLT-8 HYNIX 4 Banks x 2M x 8Bit Synchronous DRAM

获取价格