5秒后页面跳转
捷配首页

Datasheet > HI-1573CDT
HI-1573CDT PDF预览

HI-1573CDT

更新时间： 2024-01-16 21:26:22
品牌 Logo 应用领域
HOLTIC 电信电信集成电路
页数 文件大小 规格书
11页 79K
描述
MIL-STD-1553 Data Bus Transceiver, CMOS, CDIP20, DIP-20

阅读下载

中文翻译

获取价格

HI-1573CDT 技术参数

是否无铅： 含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：DIP
包装说明：DIP,针数：20
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.39
JESD-30 代码：R-CDIP-T20JESD-609代码：e4
长度：25.4 mm功能数量：1
端子数量：20最高工作温度：125 °C
最低工作温度：-55 °C封装主体材料：CERAMIC, METAL-SEALED COFIRED
封装代码：DIP封装形状：RECTANGULAR
封装形式：IN-LINE峰值回流温度（摄氏度）：NOT SPECIFIED
认证状态：Not Qualified座面最大高度：5.08 mm
标称供电电压：3.3 V表面贴装：NO
技术：CMOS电信集成电路类型：MIL-STD-1553 DATA BUS TRANSCEIVER
温度等级：MILITARY端子面层：Gold (Au)
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：7.62 mmBase Number Matches：1

HI-1573CDT 数据手册

 浏览型号HI-1573CDT的Datasheet PDF文件第1页浏览型号HI-1573CDT的Datasheet PDF文件第3页浏览型号HI-1573CDT的Datasheet PDF文件第4页浏览型号HI-1573CDT的Datasheet PDF文件第5页浏览型号HI-1573CDT的Datasheet PDF文件第6页浏览型号HI-1573CDT的Datasheet PDF文件第7页 
HI-1573, HI-1574  
PIN DESCRIPTIONS  
PIN  
(DIP & SOIC)  
SYMBOL FUNCTION  
DESCRIPTION  
1
2
VDDA  
BUSA  
BUSA  
RXENA  
GNDA  
VDDB  
BUSB  
BUSB  
RXENB  
GNDB  
RXB  
power supply  
analog output  
analog output  
digital input  
power supply  
power supply  
analog output  
analog output  
digital input  
power supply  
digital output  
digital output  
digital input  
digital input  
digital input  
digital output  
digital output  
digital input  
digital input  
digital input  
+3.3 volt power for transceiver A  
MIL-STD-1533 bus driver A, positive signal  
MIL-STD-1553 bus driver A, negative signal  
Receiver A enable. If low, forces RXA and RXA low (HI-1573) or High (HI-1574)  
Ground for transceiver A  
3
4
5
6
+3.3 volt power for transceiver B  
7
MIL-STD-1533 bus driver B, positive signal  
MIL-STD-1553 bus driver B, negative signal  
Receiver B enable. If low, forces RXB and RXB low (HI-1573) or High (HI-1574)  
Ground for transceiver B  
8
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
Receiver B output, inverted  
RXB  
Receiver B output, non-inverted  
TXINHB  
TXB  
Transmit inhibit, bus B. If high BUSB, BUSB disabled  
Transmitter B digital data input, non-inverted  
Transmitter B digital data input, inverted  
Receiver A output, inverted  
TXB  
RXA  
RXA  
Receiver A output, non-inverted  
TXINHA  
TXA  
Transmit inhibit, bus A. If high BUSA, BUSA disabled  
Transmitter A digital data input, non-inverted  
Transmitter A digital data input, inverted  
TXA  
FUNCTIONAL DESCRIPTION  
The HI-1573 family of data bus transceivers contains differ- The receiver’s differential input stage drives a filter and  
ential voltage source drivers and differential receivers. They threshold comparator that produces CMOS data at the  
are intended for applications using a MIL-STD-1553 A/B RXA/B and RXA/B output pins. When the MIL-STD-1553  
data bus. The device produces a trapezoidal output wave- bus is idle and RXENA or RXENB are high, RXA/B will be  
form during transmission.  
logic “0” on HI-1573 and logic “1” on HI-1574.  
TRANSMITTER  
The receiver outputs are forced to the bus idle state (logic "0”  
on HI-1573 or logic “1” on HI-1574) when RXENA or RXENB  
Data input to the device’s transmitter section is from the com- is low.  
plementary CMOS inputs TXA/B and TXA/B. The transmit-  
ter accepts Manchester II bi-phase data and converts it to dif- MIL-STD-1553 BUS INTERFACE  
ferential voltages on BUSA/B and BUSA/B. The transceiver  
outputs are either direct- or transformer-coupled to the MIL- A direct-coupled interface (see Figure 2) uses a 1:2.5 ratio  
STD-1553 data bus. Both coupling methods produce a nomi- isolation transformer and two 55 ohm isolation resistors  
nal voltage on the bus of 7.5 volts peak to peak.  
between the transformer and the bus. The primary center-  
tap of the isolation transformer must be connected to GND.  
The transmitter is automatically inhibited and placed in the  
high impedance state when both TXA/B and TXA/B are In a transformer-coupled interface (see Figure 2), the  
driven with the same logic state. A logic “1” applied to the transceiver is connected to a 1:1.79 isolation transformer  
TXINHA/B input will force the transmitter to the high imped- which in turn is connected to a 1:1.4 coupling transformer.  
ance state, regardless of the state ofTXA/B and TXA/B.  
The transformer-coupled method also requires two coupling  
resistors equal to 75% of the bus characteristic impedence  
(Zo) between the coupling transformer and the bus.  
RECEIVER  
The receiver accepts bi-phase differential data from the MIL- Figure 3 and Figure 4 show test circuits for measuring  
STD-1553 bus through the same direct- or transformer- electrical characteristics of both direct- and transformer-  
coupled interface as the transmitter.  
coupled interfaces respectively. (See electrical  
characteristics on the following pages).  
HOLT INTEGRATED CIRCUITS  
2
1234567...11

中文翻译

下载PDF

与HI-1573CDT相关器件

型号 品牌 获取价格 描述 数据表
HI-1573PCI HOLTIC

获取价格

 		3.3V Monolithic Dual Transceivers
HI-1573PCIF HOLTIC

获取价格

 		3.3V Monolithic Dual Transceivers
HI-1573PCM HOLTIC

获取价格

 		3.3V Monolithic Dual Transceivers
HI-1573PCMF HOLTIC

获取价格

 		3.3V Monolithic Dual Transceivers
HI-1573PCT HOLTIC

获取价格

 		3.3V Monolithic Dual Transceivers
HI-1573PCTF HOLTIC

获取价格

 		3.3V Monolithic Dual Transceivers
HI-1573PSI HOLTIC

获取价格

 		3.3V Monolithic Dual Transceivers
HI-1573PSIF HOLTIC

获取价格

 		3.3V Monolithic Dual Transceivers
HI-1573PSM HOLTIC

获取价格

 		3.3V Monolithic Dual Transceivers
HI-1573PSMF HOLTIC

获取价格

 		3.3V Monolithic Dual Transceivers

与HI-1573CDT相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证