5秒后页面跳转
HD74HCT564T-EL PDF预览

HD74HCT564T-EL

更新时间: 2024-11-22 13:08:15
品牌 Logo 应用领域
瑞萨 - RENESAS 触发器
页数 文件大小 规格书
9页 116K
描述
暂无描述

HD74HCT564T-EL 数据手册

 浏览型号HD74HCT564T-EL的Datasheet PDF文件第2页浏览型号HD74HCT564T-EL的Datasheet PDF文件第3页浏览型号HD74HCT564T-EL的Datasheet PDF文件第4页浏览型号HD74HCT564T-EL的Datasheet PDF文件第5页浏览型号HD74HCT564T-EL的Datasheet PDF文件第6页浏览型号HD74HCT564T-EL的Datasheet PDF文件第7页 
HD74HCT564, HD74HCT574  
Octal D-type Flip-Flops (with 3-state outputs)  
REJ03D0670–0200  
(Previous ADE-205-560)  
Rev.2.00  
Mar 30, 2006  
Description  
These devices are positive edge triggered flip-flops. The difference between HD74HCT564 and HD74HCT574 is only  
that the former has inverting outputs and the latter has noninvertering outputs.  
Data at the D inputs, meeting the set-up and hold time requirements, are transferred to the Q or Q outputs on positive  
going transitions of the clock (CK) input. when a high logic level is applied to the output control (OC) input, all outputs  
go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage  
elements.  
Features  
LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility  
High Speed Operation: tpd (D to Q, Q) = 15 ns typ (CL = 50 pF)  
High Output Current: Fanout of 15 LSTTL Loads  
Wide Operating Voltage: VCC = 4.5 to 5.5 V  
Low Input Current: 1 µA max  
Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C)  
Ordering Information  
Package Code  
(Previous Code)  
Package  
Abbreviation  
Taping Abbreviation  
(Quantity)  
Part Name  
Package Type  
DILP-20 pin  
HD74HCT564P  
PRDP0020AC-B  
(DP-20NEV)  
P
HD74HCT574P  
HD74HCT564FPEL  
HD74HCT574FPEL  
HD74HCT564RPEL  
HD74HCT574RPEL  
PRSP0020DD-B  
(FP-20DAV)  
SOP-20 pin (JEITA)  
SOP-20 pin (JEDEC)  
FP  
RP  
EL (2,000 pcs/reel)  
EL (1,000 pcs/reel)  
PRSP0020DC-A  
(FP-20DBV)  
Note: Please consult the sales office for the above package availability.  
Function Table  
Inputs  
Outputs  
Output Control  
Clock  
Data  
H
HD74HCT564  
HD74HCT574  
L
L
L
H
H
L
L
L
L
X
Q0  
Z
Q0  
Z
H
X
X
Q0 : level of Q before the indicated Steady-sate input conditions were established.  
Q0 : complement of Q0 or level of Q before the indicated Steady-state input Conditions were established.  
Rev.2.00 Mar 30, 2006 page 1 of 8  

与HD74HCT564T-EL相关器件

型号 品牌 获取价格 描述 数据表
HD74HCT573 HITACHI

获取价格

Octal Transparent Latches (with 3-state outputs)
HD74HCT573FP ETC

获取价格

LATCH|SINGLE|8-BIT|HCT-CMOS|SOP|20PIN|PLASTIC
HD74HCT573FPEL RENESAS

获取价格

Octal Transparent Latches (with 3-state outputs)
HD74HCT573P RENESAS

获取价格

Octal Transparent Latches (with 3-state outputs)
HD74HCT573RP ETC

获取价格

LATCH|SINGLE|8-BIT|HCT-CMOS|SOP|20PIN|PLASTIC
HD74HCT573RP-EL RENESAS

获取价格

HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, SOP-20
HD74HCT573T ETC

获取价格

LATCH|SINGLE|8-BIT|HCT-CMOS|TSSOP|20PIN|PLASTIC
HD74HCT573TELL RENESAS

获取价格

Octal Transparent Latches (with 3-state outputs)
HD74HCT574 RENESAS

获取价格

Octal D-type Flip-Flops (with 3-state outputs)
HD74HCT574 HITACHI

获取价格

Octal D-type Flip-Flops (with 3-state outputs)