5秒后页面跳转
HD74HCT573FPEL PDF预览

HD74HCT573FPEL

更新时间: 2024-11-23 05:35:15
品牌 Logo 应用领域
瑞萨 - RENESAS 总线驱动器总线收发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
10页 133K
描述
Octal Transparent Latches (with 3-state outputs)

HD74HCT573FPEL 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP20,.3针数:20
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.31.00.01风险等级:5.16
系列:HCTJESD-30 代码:R-PDSO-G20
长度:12.6 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.006 A
湿度敏感等级:1位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:5 VProp。Delay @ Nom-Sup:28 ns
传播延迟(tpd):28 ns认证状态:Not Qualified
座面最大高度:2.2 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:5.5 mmBase Number Matches:1

HD74HCT573FPEL 数据手册

 浏览型号HD74HCT573FPEL的Datasheet PDF文件第2页浏览型号HD74HCT573FPEL的Datasheet PDF文件第3页浏览型号HD74HCT573FPEL的Datasheet PDF文件第4页浏览型号HD74HCT573FPEL的Datasheet PDF文件第5页浏览型号HD74HCT573FPEL的Datasheet PDF文件第6页浏览型号HD74HCT573FPEL的Datasheet PDF文件第7页 
HD74HCT563, HD74HCT573  
Octal Transparent Latches (with 3-state outputs)  
REJ03D0669–0200  
(Previous ADE-205-559)  
Rev.2.00  
Mar 30, 2006  
Description  
When the latch enable (LE) input is high, the Q outputs of HD74HCT563 will follow the inversion of the D inputs and  
the Q outputs of HD74HCT573 will follow the D inputs. When the latch enable goes low, data at the D inputs will be  
retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control  
input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of  
the storage elements.  
Features  
LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility  
High Speed Operation: tpd (Data to Q, Q) = 13 ns typ (CL = 50 pF)  
High Output Current: Fanout of 15 LSTTL Loads  
Wide Operating Voltage: VCC = 4.5 to 5.5 V  
Low Input Current: 1 µA max  
Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C)  
Ordering Information  
Package Code  
(Previous Code)  
Package  
Abbreviation  
Taping Abbreviation  
(Quantity)  
Part Name  
Package Type  
DILP-20 pin  
PRDP0020AC-B  
(DP-20NEV)  
HD74HCT573P  
P
HD74HCT563FPEL  
HD74HCT573FPEL  
PRSP0020DD-B  
(FP-20DAV)  
SOP-20 pin (JEITA)  
SOP-20 pin (JEDEC)  
TSSOP-20 pin  
FP  
RP  
T
EL (2,000 pcs/reel)  
EL (1,000 pcs/reel)  
ELL (2,000 pcs/reel)  
PRSP0020DC-A  
(FP-20DBV)  
HD74HCT563RPEL  
HD74HCT573TELL  
PTSP0020JB-A  
(TTP-20DAV)  
Note: Please consult the sales office for the above package availability.  
Function Table  
Inputs  
Outputs  
Output Control  
Latch Enable  
Data  
H
HD74HCT563  
HD74HCT573  
L
L
H
H
L
L
H
H
L
L
L
X
Q0  
Z
Q0  
Z
H
X
X
Q0 : level of Q before the indicated Steady-sate input conditions were established.  
Q0 : complement of Q0 or level of Q before the indicated Steady-state input conditions were established.  
Rev.2.00, Mar 30, 2006 page 1 of 9  

与HD74HCT573FPEL相关器件

型号 品牌 获取价格 描述 数据表
HD74HCT573P RENESAS

获取价格

Octal Transparent Latches (with 3-state outputs)
HD74HCT573RP ETC

获取价格

LATCH|SINGLE|8-BIT|HCT-CMOS|SOP|20PIN|PLASTIC
HD74HCT573RP-EL RENESAS

获取价格

HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, SOP-20
HD74HCT573T ETC

获取价格

LATCH|SINGLE|8-BIT|HCT-CMOS|TSSOP|20PIN|PLASTIC
HD74HCT573TELL RENESAS

获取价格

Octal Transparent Latches (with 3-state outputs)
HD74HCT574 RENESAS

获取价格

Octal D-type Flip-Flops (with 3-state outputs)
HD74HCT574 HITACHI

获取价格

Octal D-type Flip-Flops (with 3-state outputs)
HD74HCT574FP ETC

获取价格

FLIP-FLOP|OCTAL|D TYPE|HCT-CMOS|SOP|20PIN|PLASTIC
HD74HCT574FPEL RENESAS

获取价格

Octal D-type Flip-Flops (with 3-state outputs)
HD74HCT574FP-EL HITACHI

获取价格

Bus Driver, HCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, FP-20DA