5秒后页面跳转
HD74HC4020 PDF预览

HD74HC4020

更新时间: 2024-11-19 05:35:15
品牌 Logo 应用领域
瑞萨 - RENESAS 计数器
页数 文件大小 规格书
7页 94K
描述
14-stage Binary Counter

HD74HC4020 数据手册

 浏览型号HD74HC4020的Datasheet PDF文件第2页浏览型号HD74HC4020的Datasheet PDF文件第3页浏览型号HD74HC4020的Datasheet PDF文件第4页浏览型号HD74HC4020的Datasheet PDF文件第5页浏览型号HD74HC4020的Datasheet PDF文件第6页浏览型号HD74HC4020的Datasheet PDF文件第7页 
HD74HC164  
8-bit Parallel-out Shift Register  
REJ03D0580-0300  
Rev.3.00  
Jan 31, 2006  
Description  
This 8-bit shift register has gated serial inputs and clear. Each register bit is a D-type master/slave flip-flop. Inputs A  
& B permit complete control over the incoming data. A low at either or both inputs inhibits entry of new data and  
resets the first flip-flop to the low level at the next clock pulse. A high level on the input enables the other input which  
will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or  
low, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and  
out of the 8-bit register during the positive going transition of the clock pulse. Clear is independent of the clock and  
accomplished by a low level at the clear input.  
Features  
High Speed Operation: tpd (Clock to Q) = 14.5 ns typ (CL = 50 pF)  
High Output Current: Fanout of 10 LSTTL Loads  
Wide Operating Voltage: VCC = 2 to 6 V  
Low Input Current: 1 µA max  
Low Quiescent Supply Current: ICC (static) = 4 µA max  
Ordering Information  
Package Code  
(Previous Code)  
Package  
Abbreviation  
Taping Abbreviation  
(Quantity)  
Part Name  
HD74HC164P  
HD74HC164FPEL SOP-14 pin (JEITA)  
Package Type  
PRDP0014AB-B  
(DP-14AV)  
DILP-14 pin  
P
PRSP0014DF-B  
(FP-14DAV)  
FP  
EL (2,000 pcs/reel)  
Note: Please consult the sales office for the above package availability.  
Function Table  
Inputs  
Outputs  
·········  
·········  
·········  
·········  
·········  
·········  
Clear  
Clock  
A
X
X
L
B
X
X
X
L
QA  
L
QB  
L
QH  
L
L
H
H
H
H
X
QAo  
L
QBo  
QAn  
QAn  
QAn  
QHo  
QGn  
QGn  
QGn  
X
H
L
H
H
QAo to QHo = Outputs remain unchanged.  
An to QGn = Data shifted from the previous stage on a positive edge at the clock input.  
Q
H :  
L :  
X :  
High level  
Low level  
Irrelevant  
Rev.3.00, Jan 31, 2006 page 1 of 6  

与HD74HC4020相关器件

型号 品牌 获取价格 描述 数据表
HD74HC4020FP HITACHI

获取价格

Binary Counter, HC/UH Series, Asynchronous, Negative Edge Triggered, 14-Bit, Up Direction,
HD74HC4020FP-E RENESAS

获取价格

HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, PDSO16, FP-16DA
HD74HC4020FPEL RENESAS

获取价格

14-stage Binary Counter
HD74HC4020FP-EL HITACHI

获取价格

Binary Counter, HC/UH Series, Asynchronous, Negative Edge Triggered, 14-Bit, Up Direction,
HD74HC4020FPEL-E RENESAS

获取价格

IC,COUNTER,UP,14-BIT BINARY,HC-CMOS,SOP,16PIN,PLASTIC
HD74HC4020P RENESAS

获取价格

14-stage Binary Counter
HD74HC4020P-E RENESAS

获取价格

HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, PDIP16, DP-16
HD74HC4020RP HITACHI

获取价格

Binary Counter, HC/UH Series, Asynchronous, Negative Edge Triggered, 14-Bit, Up Direction,
HD74HC4020RP-EL RENESAS

获取价格

HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, PDSO16, FP-16DN
HD74HC4020T HITACHI

获取价格

Binary Counter, HC/UH Series, Asynchronous, Negative Edge Triggered, 14-Bit, Up Direction,