5秒后页面跳转
HCTS273K/SAMPLE PDF预览

HCTS273K/SAMPLE

更新时间: 2024-11-02 14:42:31
品牌 Logo 应用领域
瑞萨 - RENESAS 输出元件逻辑集成电路触发器
页数 文件大小 规格书
10页 285K
描述
HCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP20, METAL SEALED, CERAMIC, DFP-20

HCTS273K/SAMPLE 技术参数

生命周期:Obsolete零件包装代码:DFP
包装说明:DFP,针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.63Is Samacsys:N
系列:HCTJESD-30 代码:R-CDFP-F20
逻辑集成电路类型:D FLIP-FLOP位数:8
功能数量:1端子数量:20
输出极性:TRUE封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:DFP封装形状:RECTANGULAR
封装形式:FLATPACK传播延迟(tpd):23 ns
认证状态:Not Qualified座面最大高度:2.92 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS端子形式:FLAT
端子节距:1.27 mm端子位置:DUAL
触发器类型:POSITIVE EDGE宽度:6.92 mm
Base Number Matches:1

HCTS273K/SAMPLE 数据手册

 浏览型号HCTS273K/SAMPLE的Datasheet PDF文件第2页浏览型号HCTS273K/SAMPLE的Datasheet PDF文件第3页浏览型号HCTS273K/SAMPLE的Datasheet PDF文件第4页浏览型号HCTS273K/SAMPLE的Datasheet PDF文件第5页浏览型号HCTS273K/SAMPLE的Datasheet PDF文件第6页浏览型号HCTS273K/SAMPLE的Datasheet PDF文件第7页 
HCTS273MS  
Radiation Hardened  
Octal D Flip-Flop  
September 1995  
Features  
Pinouts  
20 LEAD CERAMIC DUAL-IN-LINE  
METAL SEAL PACKAGE (SBDIP)  
MIL-STD-1835 CDIP2-T20, LEAD FINISH C  
TOP VIEW  
• 3 Micron Radiation Hardened CMOS SOS  
• Total Dose 200K RAD (Si)  
• SEP Effective LET No Upsets: >100 MEV-cm2/mg  
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-  
Day (Typ)  
1
2
3
4
5
6
7
8
9
VCC  
Q7  
MR  
Q0  
D0  
D1  
Q1  
Q2  
D2  
D3  
Q3  
20  
19  
18 D7  
17 D6  
16 Q6  
• Dose Rate Survivability: >1 x 1012 RAD (Si)/s  
• Dose Rate Upset >1010 RAD (Si)/s. 20ns Pulse  
• Latch-Up Free Under Any Conditions  
15  
Q5  
14 D5  
13 D4  
• Fanout (Over Temperature Range)  
- Bus Driver Outputs - 15 LSTTL Loads  
12  
Q4  
• Military Temperature Range: -55oC to +125oC  
• Significant Power Reduction Compared to LSTTL ICs  
• DC Operating Voltage Range: 4.5V to 5.5V  
GND 10  
11 CP  
• LSTTL Input Compatibility  
- VIL = 0.8V Max  
20 LEAD CERAMIC METAL SEAL  
FLATPACK PACKAGE (FLATPACK)  
MIL-STD-1835 CDFP4-F20, LEAD FINISH C  
TOP VIEW  
- VIH = VCC/2 Min  
• Input Current Levels Ii 5µA at VOL, VOH  
MR  
Q0  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
VCC  
Q7  
D7  
D6  
Q6  
Q5  
D5  
D4  
Q4  
CP  
Description  
D0  
The Intersil HCTS273MS is a Radiation Hardened octal D flip-  
flop, positive edge triggered, with reset.  
D1  
Q1  
The HCTS273MS utilizes advanced CMOS/SOS technology to  
achieve high-speed operation. This device is a member of  
radiation hardened, high-speed, CMOS/SOS Logic Family.  
Q2  
D2  
D3  
Q3  
The HCTS273MS is supplied in a 20 lead Ceramic flatpack  
(K suffix) or a SBDIP Package (D suffix).  
GND  
Ordering Information  
PART NUMBER  
HCTS273DMSR  
TEMPERATURE RANGE  
SCREENING LEVEL  
Intersil Class S Equivalent  
Intersil Class S Equivalent  
Sample  
PACKAGE  
o
o
-55 C to +125 C  
20 Lead SBDIP  
o
o
HCTS273KMSR  
-55 C to +125 C  
20 Lead Ceramic Flatpack  
20 Lead SBDIP  
o
HCTS273D/Sample  
HCTS273K/Sample  
HCTS273HMSR  
+25 C  
o
+25 C  
Sample  
20 Lead Ceramic Flatpack  
Die  
o
+25 C  
Die  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
Spec Number 518642  
File Number 2274.2  
http://www.intersil.com | Copyright © Intersil Corporation 1999  
1

与HCTS273K/SAMPLE相关器件

型号 品牌 获取价格 描述 数据表
HCTS273KMSH RENESAS

获取价格

IC,FLIP-FLOP,OCTAL,D TYPE,CMOS, RAD HARD,FP,20PIN,CERAMIC
HCTS273KMSR INTERSIL

获取价格

Radiation Hardened Octal D Flip-Flop
HCTS273MS INTERSIL

获取价格

Radiation Hardened Octal D Flip-Flop
HCTS27D INTERSIL

获取价格

Radiation Hardened Triple 3-Input NOR Gate
HCTS27DMSH RENESAS

获取价格

IC,LOGIC GATE,3 3-INPUT NOR,CMOS, RAD HARD,DIP,14PIN,CERAMIC
HCTS27DMSR INTERSIL

获取价格

Radiation Hardened Triple 3-Input NOR Gate
HCTS27HMSR INTERSIL

获取价格

Radiation Hardened Triple 3-Input NOR Gate
HCTS27K INTERSIL

获取价格

Radiation Hardened Triple 3-Input NOR Gate
HCTS27KMSH RENESAS

获取价格

IC,LOGIC GATE,3 3-INPUT NOR,CMOS, RAD HARD,FP,14PIN,CERAMIC
HCTS27KMSR INTERSIL

获取价格

Radiation Hardened Triple 3-Input NOR Gate