5秒后页面跳转
HCC40101BF PDF预览

HCC40101BF

更新时间: 2024-11-18 22:33:19
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 运算电路逻辑集成电路
页数 文件大小 规格书
11页 270K
描述
9-BIT PARITY GENERATOR/CHECKER

HCC40101BF 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP14,.3
针数:14Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.73
Is Samacsys:N其他特性:ODD/EVEN PARITY GENERATOR; WITH INHIBIT
系列:4000/14000/40000JESD-30 代码:R-GDIP-T14
JESD-609代码:e0负载电容(CL):50 pF
逻辑集成电路类型:PARITY GENERATOR/CHECKER位数:9
功能数量:1端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:COMPLEMENTARY封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DIP封装等效代码:DIP14,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:3/18 V
传播延迟(tpd):700 ns认证状态:Not Qualified
座面最大高度:5.08 mm子类别:Arithmetic Circuits
最大供电电压 (Vsup):18 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.62 mm
Base Number Matches:1

HCC40101BF 数据手册

 浏览型号HCC40101BF的Datasheet PDF文件第2页浏览型号HCC40101BF的Datasheet PDF文件第3页浏览型号HCC40101BF的Datasheet PDF文件第4页浏览型号HCC40101BF的Datasheet PDF文件第5页浏览型号HCC40101BF的Datasheet PDF文件第6页浏览型号HCC40101BF的Datasheet PDF文件第7页 
HCC/HCF40101B  
9-BIT PARITY GENERATOR/CHECKER  
.
.
STANDARDIZED SYMMETRICAL OUTPUT  
CHARACTERISTICS  
QUIESCENT CURRENT SPECIFIED AT 20V  
FOR HCC DEVICE  
5V, 10V, AND 15V PARAMETRIC RATINGS  
INPUT CURRENT OF 100nA AT 18V AND 25°C  
FOR HCC DEVICE  
100% TESTED FOR QUIESCENT CURRENT  
MEETS ALLREQUIREMENTS OF JEDECTEN-  
TATIVESTANDARDN°13A, ”STANDARD SPE-  
CIFICATIONS FOR DESCRIPTION OF ”B”  
SERIES CMOS DEVICES”  
.
.
EY  
F
.
.
(Plastic Package)  
(Ceramic Frit Seal Package)  
C1  
M1  
(Plastic Chip Carrier)  
(Micro Package)  
ORDER CODES :  
HCC40101BF  
HCF40101BM1  
HCF40101BEY  
HCF40101BC1  
PIN CONNECTIONS  
DESCRIPTION  
The HCC40101B (extended temperature range)  
and HCF40101B (intermediate temperature range)  
are monolithic integrated circuits, available in 14-  
lead dual in-line plastic or ceramic package and  
plastic micro package.  
The HCC/HCF40101B is a 9-bit (8 data bits plus 1  
parity bit) parity generator/checker. It may be used  
to detect errors in data transmission or data retrie-  
val. Odd and even outputs facilitate odd or even  
parity generation and checking. When used as a  
parity generator, a parity bit is supplied along with  
the data to generate an even or odd parity output.  
When used a parity checker, the received data bits  
and parity bits are compared for correct parity. The  
even or odd outputs are used to indicate an error in  
the received data. Word-length capability is expan-  
dable by cascading. The HCC/HCF40101B is also  
provided with an inhibit control. If the inhibit control  
is set at logical 1”, the even and odd outputs go to  
a logical ”0”.  
June 1989  
1/11  

与HCC40101BF相关器件

型号 品牌 获取价格 描述 数据表
HCC40101BK STMICROELECTRONICS

获取价格

HCC40101BK
HCC40102B STMICROELECTRONICS

获取价格

8-STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS
HCC40102BD ETC

获取价格

Logic IC
HCC40102BF STMICROELECTRONICS

获取价格

Synchronous Down Counter
HCC40103B STMICROELECTRONICS

获取价格

RadHardened high voltage complementary MOS logic series
HCC40103BD STMICROELECTRONICS

获取价格

Rad-hard high voltage CMOS logic series
HCC40103BDG STMICROELECTRONICS

获取价格

抗辐照可预设8位二进制递减计数器
HCC40103BF STMICROELECTRONICS

获取价格

Synchronous Down Counter
HCC40103BK STMICROELECTRONICS

获取价格

Rad-hard high voltage CMOS logic series
HCC40103BKG STMICROELECTRONICS

获取价格

抗辐照可预设8位二进制递减计数器