5秒后页面跳转
捷配首页

Datasheet > GVT7164D36T-6
GVT7164D36T-6 PDF预览

GVT7164D36T-6

更新时间： 2024-11-01 14:50:39
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟静态存储器内存集成电路
页数 文件大小 规格书
12页 142K
描述
Standard SRAM, 64KX36, 4ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100

阅读下载

中文翻译

获取价格

GVT7164D36T-6 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：QFP包装说明：14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
针数：100Reach Compliance Code：compliant
ECCN代码：3A991.B.2.AHTS代码：8542.32.00.41
风险等级：5.92最长访问时间：4 ns
其他特性：PIPELINED ARCHITECTURE最大时钟频率 (fCLK)：117 MHz
I/O 类型：COMMONJESD-30 代码：R-PQFP-G100
JESD-609代码：e0长度：20 mm
内存密度：2359296 bit内存集成电路类型：STANDARD SRAM
内存宽度：36湿度敏感等级：3
功能数量：1端子数量：100
字数：65536 words字数代码：64000
工作模式：SYNCHRONOUS最高工作温度：70 °C
最低工作温度：组织：64KX36
输出特性：3-STATE封装主体材料：PLASTIC/EPOXY
封装代码：LQFP封装等效代码：QFP100,.63X.87
封装形状：RECTANGULAR封装形式：FLATPACK, LOW PROFILE
并行/串行：PARALLEL峰值回流温度（摄氏度）：225
电源：2.5/3.3,3.3 V认证状态：Not Qualified
座面最大高度：1.6 mm最大待机电流：0.002 A
最小待机电流：3.14 V子类别：SRAMs
最大压摆率：0.35 mA最大供电电压 (Vsup)：3.63 V
最小供电电压 (Vsup)：3.135 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：GULL WING端子节距：0.65 mm
端子位置：QUAD处于峰值回流温度下的最长时间：30
宽度：14 mmBase Number Matches：1

GVT7164D36T-6 数据手册

 浏览型号GVT7164D36T-6的Datasheet PDF文件第2页浏览型号GVT7164D36T-6的Datasheet PDF文件第3页浏览型号GVT7164D36T-6的Datasheet PDF文件第4页浏览型号GVT7164D36T-6的Datasheet PDF文件第5页浏览型号GVT7164D36T-6的Datasheet PDF文件第6页浏览型号GVT7164D36T-6的Datasheet PDF文件第7页 
PRELIMINARY  
CY7C1346A/GVT7164D36  
64K x 36 Synchronous Pipelined Burst SRAM  
The CY7C1346A/GVT7164D36 SRAM integrates 65,536x36  
SRAM cells with advanced synchronous peripheral circuitry  
Features  
• Fast access times: 3.5, 3.8, and 4.0 ns  
and a 2-bit counter for internal burst operation. All synchro-  
nous inputs are gated by registers controlled by a positive-  
edge-triggered clock input (CLK). The synchronous inputs in-  
clude all addresses, all data inputs, address-pipelining Chip  
Enable (CE), depth-expansion Chip Enables (CE2 and CE2),  
Burst Control inputs (ADSC, ADSP, and ADV), Write Enables  
(BW1, BW2, BW3, BW4, and BWE), and Global Write (GW).  
• Fast clock speed: 166, 150, 133, and 117 MHz  
• Provide high-performance 3-1-1-1 access rate  
• Fast OE access times: 3.5 ns and 3.8 ns  
• Optimal for depth expansion (one cycle chip deselect  
to eliminate bus contention)  
• 3.3V –5% and +10% power supply  
Asynchronous inputs include the Output Enable (OE), Burst  
Mode Control (MODE), and sleep mode control (ZZ). The data  
outputs (Q), enabled by OE, are also asynchronous.  
• Separate isolated output buffer supply compatible with  
3.3V and 2.5V I/O (V  
): 2.375V to 3.6V  
CCQ  
• 5V tolerant inputs except I/Os  
• Clamp diodes to V at all inputs and outputs  
Addresses and chip enables are registered with either address  
status processor (ADSP) or Address Status Controller (ADSC)  
input pins. Subsequent burst addresses can be internally gen-  
erated as controlled by the Burst Advance pin (ADV).  
SSQ  
• Common data inputs and data outputs  
• Byte Write Enable and Global Write control  
• Three chip enables for depth expansion and address  
pipeline  
• Address, data and control registers  
• Internally self-timed Write Cycle  
• Burst control pins (interleaved or linear burst se-  
quence)  
• Automatic power-down for portable applications  
• High-density, high-speed packages  
Address, data inputs, and write controls are registered on-chip  
to initiate a self-timed Write cycle. Write cycles can be one to  
four bytes wide as controlled by the write control inputs. Indi-  
vidual byte write allows individual byte to be written. BW1 con-  
trols DQ1–DQ8 and DQP1. BW2 controls DQ9–DQ16 and  
DQP2. BW3 controls DQ17–DQ24 and DQP3. BW4 controls  
DQ25–DQ32 and DQP4. BW1, BW2, BW3, and BW4 can be  
active only with BWE being LOW. GW being LOW causes all  
bytes to be written.  
The CY7C1346A/GVT7164D36 operates from a +3.3V power  
supply. All inputs and outputs are TTL-compatible. The device  
is ideally suited for 486, Pentium®, 680x0, and PowerPC™  
systems and for systems that are benefited from a wide syn-  
chronous data bus.  
Functional Description  
The Cypress Synchronous Burst SRAM family employs high-  
speed, low-power CMOS designs using advanced triple-layer  
polysilicon, double-layer metal technology. Each memory cell  
consists of four transistors and two high-valued resistors.  
Selection Guide  
7C1346A-166  
7164D36-3  
7C1346A-150  
7164D36-4  
7C1346A-133  
7164D36-5  
7C1346A1-117  
7164D36-6  
Maximum Access Time (ns)  
3.5  
425  
2
3.8  
400  
2
4.0  
375  
2
4.0  
350  
2
Maximum Operating Current (mA)  
Maximum CMOS Standby Current (mA)  
Pentium is a registered trademark of Intel Corporation.  
PowerPC is a trademark of IBM Corporation.  
Cypress Semiconductor Corporation  
•
3901 North First Street  
•
San Jose  
•
CA 95134  
•
408-943-2600  
June 14, 2000  
1234567...12

中文翻译

下载PDF

与GVT7164D36T-6相关器件

型号 品牌 获取价格 描述 数据表
GVT7164T18T-4 CYPRESS

获取价格

 		Cache Tag SRAM, 64KX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-10
GVT7164T18T-5 CYPRESS

获取价格

 		Cache Tag SRAM, 64KX18, 3.8ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-10
GVT7164T18T-7 CYPRESS

获取价格

 		Cache Tag SRAM, 64KX18, 4ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
GVT7165B36T-10 CYPRESS

获取价格

 		Application Specific SRAM, 64KX36, 10ns, CMOS, PQFP100
GVT72512A8J-12 ETC

获取价格

 		x8 SRAM
GVT72512A8J-12I ETC

获取价格

 		x8 SRAM
GVT72512A8J-12L ETC

获取价格

 		x8 SRAM
GVT72512A8J-12LI ETC

获取价格

 		x8 SRAM
GVT72512A8J-15 ETC

获取价格

 		x8 SRAM
GVT72512A8J-15I ETC

获取价格

 		x8 SRAM

与GVT7164D36T-6相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证