5秒后页面跳转
GS9000CCTJ PDF预览

GS9000CCTJ

更新时间: 2024-01-14 16:07:51
品牌 Logo 应用领域
GENNUM 解码器
页数 文件大小 规格书
8页 110K
描述
Serial Digital Decoder

GS9000CCTJ 技术参数

生命周期:Obsolete零件包装代码:QLCC
包装说明:,针数:28
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.84Is Samacsys:N
商用集成电路类型:CONSUMER CIRCUITJESD-30 代码:S-PQCC-J28
功能数量:1端子数量:28
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装形状:SQUARE
封装形式:CHIP CARRIER认证状态:Not Qualified
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:J BEND
端子位置:QUADBase Number Matches:1

GS9000CCTJ 数据手册

 浏览型号GS9000CCTJ的Datasheet PDF文件第2页浏览型号GS9000CCTJ的Datasheet PDF文件第3页浏览型号GS9000CCTJ的Datasheet PDF文件第4页浏览型号GS9000CCTJ的Datasheet PDF文件第6页浏览型号GS9000CCTJ的Datasheet PDF文件第7页浏览型号GS9000CCTJ的Datasheet PDF文件第8页 
V
V
DD  
V
DD  
DD  
R
EXT  
SWC  
6k8  
OUTPUT  
C
EXT  
EXTERNAL  
COMPONENTS  
GND  
Fig. 5 Pin 15 SWC  
Fig. 6 Pins 3, 16, 17, 19 - 25, 27, 28  
SWF, HSYNC, SSI, SSD, PCLK, PD0-9  
1
1
/
T
/
T
2
2
tCLKL tCLKH  
=
PARALLEL  
DATA  
(PDn)  
50%  
SERIAL  
CLOCK  
(SCI)  
PARALLEL  
CLOCK  
(PCLK)  
SERIAL  
DATA  
(SDI)  
50%  
tHOLD  
tSU  
tD  
Fig. 7 Waveforms  
TEST SET-UP & APPLICATION INFORMATION  
In order to maintain very short interconnections when  
interfacing with the GS9005A Receiver, the critical high  
speed inputs such as Serial Data (pins 5 and 6) and Serial  
Clock (pins 7 and 8) are located along one side of the device  
package.  
Figure 8 shows the test set-up for the GS9000C operating  
from a VDD supply of +5 volts. The differential pseudo ECL  
inputs for DATA and CLOCK (pins 5,6,7 and 8) must be  
biased between +3.0 and +4.0 volts. In the circuit shown,  
these inputs with the resistor values shown, can be directly  
drivenfromtheoutputsoftheGS9005AReclockingReceiver.  
If the automatic standard select function is not used, the  
Standard Select bits (pins 9 and 10) do not need to be  
connected, however the control input (pin 11) should be  
grounded.  
In other cases, such as true ECL level driver outputs, two  
biasing resistors are needed on the DATA and CLOCK inputs  
and the signals must be AC coupled.  
It is critical that the decoupling capacitors connected to pins  
12,13 and 18 be chip types and be located as close as  
possible to the device pins.  
522 - 49 - 01  
5

与GS9000CCTJ相关器件

型号 品牌 获取价格 描述 数据表
GS9000CCTJE3 GENNUM

获取价格

Consumer Circuit, CMOS, PQCC28
GS9000-CPJ ETC

获取价格

SMPTE
GS9000D GENNUM

获取价格

GENLINX II -TM GS9000D Serial Digital Decoder
GS9000DCPJ GENNUM

获取价格

GENLINX II -TM GS9000D Serial Digital Decoder
GS9000DCPJE3 GENNUM

获取价格

GENLINX II -TM GS9000D Serial Digital Decoder
GS9000DCTJ GENNUM

获取价格

GENLINX II -TM GS9000D Serial Digital Decoder
GS9000DCTJE3 GENNUM

获取价格

GENLINX II -TM GS9000D Serial Digital Decoder
GS9000S ETC

获取价格

Serial Digital Decoder
GS9000SCPJ ETC

获取价格

SMPTE
GS9000SCTJ ETC

获取价格

Analog IC