Datasheet > GS880Z18T-11I

GS880Z18T-11I

更新时间： 2024-11-18 07:02:11

品牌	Logo	应用领域
GSI		静态存储器
页数	文件大小	规格书
25页	406K
描述
8Mb Pipelined and Flow Through Synchronous NBT SRAMs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

GS880Z18T-11I 数据手册

Preliminary

GS880Z18/36T-11/100/80/66

100-Pin TQFP

Commercial Temp

Industrial Temp

100 MHz–66 MHz

3.3 V V_DD

2.5 V and 3.3 V V_DDQ

8Mb Pipelined and Flow Through

Synchronous NBT SRAMs

late write SRAMs, allow utilization of all available bus

bandwidth by eliminating the need to insert deselect cycles

when the device is switched from read to write cycles.

Features

• 512K x 18 and 256K x 36 configurations

• User configurable Pipeline and Flow Through mode

• NBT (No Bus Turn Around) functionality allows zero wait

read-write-read bus utilization

• Fully pin compatible with both pipelined and flow through

NtRAM™, NoBL™ and ZBT™ SRAMs

• Pin compatible with 2M, 4M and 16M (future) devices

• 3.3 V +10%/–5% core power supply

• 2.5 V or 3.3 V I/O supply

• LBO pin for Linear or Interleave Burst mode

• Byte write operation (9-bit Bytes)

• 3 chip enable signals for easy depth expansion

• Clock Control, registered address, data, and control

• ZZ Pin for automatic power-down

Because it is a synchronous device, address, data inputs, and

read/ write control inputs are captured on the rising edge of the

input clock. Burst order control (LBO) must be tied to a power

rail for proper operation. Asynchronous inputs include the

sleep mode enable (ZZ) and Output Enable. Output Enable can

be used to override the synchronous control of the output

drivers and turn the RAM's output drivers off at any time.

Write cycles are internally self-timed and initiated by the rising

edge of the clock input. This feature eliminates complex off-

chip write pulse generation required by asynchronous SRAMs

and simplifies input signal timing.

• JEDEC-standard 100-lead TQFP package

The GS880Z18/36T may be configured by the user to operate

in Pipeline or Flow Through mode. Operating as a pipelined

synchronous device, in addition to the rising-edge-triggered

registers that capture input signals, the device incorporates a

rising-edge-triggered output register. For read cycles, pipelined

SRAM output data is temporarily stored by the edge triggered

output register during the access cycle and then released to the

output drivers at the next rising edge of clock.

-11

-100

-80

-66

t_Cycle

t_KQ

I_DD

10 ns

4.5 ns

10 ns

4.5 ns

12.5 ns

4.8 ns

15 ns

5 ns

Pipeline

3-1-1-1

210 mA 210 mA 190 mA 170 mA

t_KQ

t_Cycle

I_DD

11 ns

15 ns

12 ns

15 ns

14 ns

15 ns

18 ns

20 ns

Flow Through

2-1-1-1

150 mA 150 mA 130 mA 130 mA

The GS880Z18/36T is implemented with GSI's high

performance CMOS technology and is available in a JEDEC-

standard 100-pin TQFP package.

Functional Description

The GS880Z18/36T is an 8Mbit Synchronous Static SRAM.

GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other

pipelined read/double late write or flow through read/single

Flow Through and Pipelined NBT SRAM Back-to-Back Read/Write Cycles

Clock

Address

Read/Write

Flow Through

Data I/O

Q_A

D_B

Q_C

D_D

Q_E

D_D

Pipelined

Data I/O

Q_A

D_B

Q_C

Q_E

Rev: 1.10 8/2000

1/25

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

NoBL is a trademark of Cypress Semiconductor Corp.. NtRAM is a trademark of Samsung Electronics Co.. ZBT is a trademark of Integrated Device Technology, Inc.

12 3 4 5 6 7...25

中文翻译

下载PDF

与GS880Z18T-11I相关器件

型号	品牌	获取价格	描述	数据表
GS880Z18T-66	GSI	获取价格	8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS880Z18T-66I	GSI	获取价格	8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS880Z18T-80	GSI	获取价格	8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS880Z18T-80I	GSI	获取价格	8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS880Z18T-80IT	GSI	获取价格	ZBT SRAM, 512KX18, 14ns, CMOS, PQFP100, TQFP-100
GS880Z18T-80T	GSI	获取价格	暂无描述
GS880Z18-V	GSI	获取价格	9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z32BGT-150IV	GSI	获取价格	9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z32BGT-150IVT	GSI	获取价格	ZBT SRAM, 256KX32, 7.5ns, CMOS, PQFP100, ROHS COMPLIANT, TQFP-100
GS880Z32BGT-150T	GSI	获取价格	暂无描述

与GS880Z18T-11I相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

17
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

42
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

37

产品中心

服务支持

精选活动

关于我们

帮助中心

GS880Z18T-11I

GS880Z18T-11I 数据手册

与GS880Z18T-11I相关器件

与GS880Z18T-11I相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

GS880Z18T-11I

GS880Z18T-11I 数据手册

与GS880Z18T-11I相关器件

与GS880Z18T-11I相关文章

您还可以找

您在本页遇到什么问题？