GS880E18T-11.5IT

更新时间： 2024-11-11 13:08:07

品牌	Logo	应用领域
GSI		存储内存集成电路静态存储器
页数	文件大小	规格书
25页	851K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

GS880E18T-11.5IT 数据手册

Preliminary

GS880E18/32/36T-11/11.5/100/80/66

100-Pin TQFP

Commercial Temp

Industrial Temp

100 MHz–66 MHz

512K x 18, 256K x 32, 256K x 36

8Mb Sync Burst SRAMs

3.3 V V

3.3 V and 2.5 V I/O

interleave order with the Linear Burst Order (LBO) input. The

Burst function need not be used. New addresses can be loaded

on every cycle with no degradation of chip performance.

Features

• FT pin for user-configurable flow through or pipelined

operation

• Dual Cycle Deselect (DCD) operation

• 3.3 V +10%/–5% core power supply

• 2.5 V or 3.3 V I/O supply

• LBO pin for Linear or Interleaved Burst mode

• Internal input resistors on mode pins allow floating mode pins

• Default to Interleaved Pipeline mode

• Byte Write (BW) and/or Global Write (GW) operation

• Common data inputs and data outputs

• Clock Control, registered, address, data, and control

• Internal self-timed write cycle

Flow Through / Pipeline Reads

The function of the Data Output register can be controlled by

the user via the FT mode pin (Pin 14). Holding the FT mode

pin low places the RAM in Flow Through mode, causing

output data to bypass the Data Output Register. Holding FT

high places the RAM in Pipeline mode, activating the rising-

edge-triggered Data Output Register.

DCD Pipelined Reads

The GS880E18/32/36T is a DCD (Dual Cycle Deselect)

pipelined synchronous SRAM. SCD (Single Cycle Deselect)

versions are also available. DCD SRAMs pipeline disable

commands to the same degree as read commands. DCD RAMs

hold the deselect command for one full cycle and then begin

turning off their outputs just after the second rising edge of

clock.

• Automatic power-down for portable applications

• 100-lead TQFP package

-11

-11.5

10 ns

-100

-80

-66

Pipeline tCycle 10 ns

10 ns 12.5 ns 15 ns

3-1-1-1

t_KQ

I_DD

4.0 ns 4.0 ns 4.0 ns 4.5 ns 5.0 ns

225 mA 225 mA 225 mA 200 mA 185 mA

Byte Write and Global Write

Byte write operation is performed by using Byte Write enable

(BW) input combined with one or more individual byte write

signals (Bx). In addition, Global Write (GW) is available for

writing all bytes at one time, regardless of the byte write

control inputs.

Flow

Through

2-1-1-1

t_KQ

tCycle

I_DD

11 ns 11.5 ns 12 ns

15 ns 15 ns 15 ns

180 mA 180 mA 180 mA 175 mA 165 mA

14 ns

15 ns

18 ns

20 ns

Sleep Mode

Functional Description

Low power (Sleep mode) is attained through the assertion

(high) of the ZZ signal, or by stopping the clock (CK).

Memory data is retained during Sleep mode.

Applications

The GS880E18/32/36T is a 9,437,184-bit (8,388,608-bit for

x32 version) high performance synchronous SRAM with a 2-

bit burst address counter. Although of a type originally

developed for Level 2 Cache applications supporting high

performance CPUs, the device now finds application in

synchronous SRAM applications, ranging from DSP main

store to networking chip set support.

Core and Interface Voltages

The GS880E18/32/36T operates on a 3.3 V power supply, and

all inputs/outputs are 3.3 V- and 2.5 V-compatible. Separate

output power (V_DDQ) pins are used to decouple output noise

from the internal circuit.

Controls

Addresses, data I/Os, chip enables (E1, E2, E3), address burst

control inputs (ADSP, ADSC, ADV) and write control inputs

(Bx, BW, GW) are synchronous and are controlled by a

positive-edge-triggered clock input (CK). Output enable (G)

and power down control (ZZ) are asynchronous inputs. Burst

cycles can be initiated with either ADSP or ADSC inputs. In

Burst mode, subsequent burst addresses are generated

internally and are controlled by ADV. The burst address

counter may be configured to count in either linear or

Rev: 1.11 11/2000

1/25

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

12 3 4 5 6 7...25

中文翻译

下载PDF

与GS880E18T-11.5IT相关器件

型号	品牌	获取价格	描述	数据表
GS880E18T-11I	GSI	获取价格	512K x 18, 256K x 32, 256K x 36 8Mb Sync Burst SRAMs
GS880E18T-11IT	GSI	获取价格	Cache SRAM, 512KX18, 11ns, CMOS, PQFP100, TQFP-100
GS880E18T-66	GSI	获取价格	512K x 18, 256K x 32, 256K x 36 8Mb Sync Burst SRAMs
GS880E18T-66I	GSI	获取价格	512K x 18, 256K x 32, 256K x 36 8Mb Sync Burst SRAMs
GS880E18T-66IT	GSI	获取价格	Cache SRAM, 512KX18, 18ns, CMOS, PQFP100, TQFP-100
GS880E18T-80	GSI	获取价格	512K x 18, 256K x 32, 256K x 36 8Mb Sync Burst SRAMs
GS880E18T-80I	GSI	获取价格	512K x 18, 256K x 32, 256K x 36 8Mb Sync Burst SRAMs
GS880E18T-80IT	GSI	获取价格	Cache SRAM, 512KX18, 14ns, CMOS, PQFP100, TQFP-100
GS880E32AGT-150IT	GSI	获取价格	Cache SRAM, 256KX32, 7.5ns, CMOS, PQFP100, TQFP-100
GS880E32AGT-166	GSI	获取价格	Cache SRAM, 256KX32, 7ns, CMOS, PQFP100, TQFP-100

与GS880E18T-11.5IT相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

23
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

7
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

8
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

31

产品中心

服务支持

精选活动

关于我们

帮助中心

GS880E18T-11.5IT

GS880E18T-11.5IT 数据手册

与GS880E18T-11.5IT相关器件

与GS880E18T-11.5IT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

GS880E18T-11.5IT

GS880E18T-11.5IT 数据手册

与GS880E18T-11.5IT相关器件

与GS880E18T-11.5IT相关文章

您还可以找

您在本页遇到什么问题？