5秒后页面跳转
捷配首页

Datasheet > GS880E18AT
GS880E18AT PDF预览

GS880E18AT

更新时间： 2024-11-08 04:56:27
品牌 Logo 应用领域
GSI 存储静态存储器
页数 文件大小 规格书
24页 598K
描述
512K x 18, 256K x 32, 256K x 36 9Mb Synchronous Burst SRAMs

阅读下载

中文翻译

获取价格

GS880E18AT 数据手册

 浏览型号GS880E18AT的Datasheet PDF文件第2页浏览型号GS880E18AT的Datasheet PDF文件第3页浏览型号GS880E18AT的Datasheet PDF文件第4页浏览型号GS880E18AT的Datasheet PDF文件第5页浏览型号GS880E18AT的Datasheet PDF文件第6页浏览型号GS880E18AT的Datasheet PDF文件第7页 
GS880E18/32/36AT-250/225/200/166/150/133  
250 MHz–133 MHz  
100-Pin TQFP  
Commercial Temp  
Industrial Temp  
512K x 18, 256K x 32, 256K x 36  
9Mb Synchronous Burst SRAMs  
2.5 V or 3.3 V V  
DD  
2.5 V or 3.3 V I/O  
interleave order with the Linear Burst Order (LBO) input. The  
Burst function need not be used. New addresses can be loaded  
on every cycle with no degradation of chip performance.  
Features  
• FT pin for user-configurable flow through or pipeline  
operation  
• Dual Cycle Deselect (DCD) operation  
• 2.5 V or 3.3 V +10%/–10% core power supply  
• 2.5 V or 3.3 V I/O supply  
Flow Through/Pipeline Reads  
The function of the Data Output register can be controlled by  
the user via the FT mode pin (Pin 14). Holding the FT mode  
pin low places the RAM in Flow Through mode, causing  
output data to bypass the Data Output Register. Holding FT  
high places the RAM in Pipeline mode, activating the rising-  
edge-triggered Data Output Register.  
• LBO pin for Linear or Interleaved Burst mode  
• Internal input resistors on mode pins allow floating mode pins  
• Default to Interleaved Pipeline mode  
• Byte Write (BW) and/or Global Write (GW) operation  
• Internal self-timed write cycle  
DCD Pipelined Reads  
• Automatic power-down for portable applications  
• JEDEC-standard 100-lead TQFP package  
The GS880E18/32/36AT is a DCD (Dual Cycle Deselect)  
pipelined synchronous SRAM. SCD (Single Cycle Deselect)  
versions are also available. DCD SRAMs pipeline disable  
commands to the same degree as read commands. DCD RAMs  
hold the deselect command for one full cycle and then begin  
turning off their outputs just after the second rising edge of  
clock.  
Functional Description  
Applications  
The GS880E18/32/36AT is a 9,437,184-bit (8,388,608-bit for  
x32 version) high performance synchronous SRAM with a  
2-bit burst address counter. Although of a type originally  
developed for Level 2 Cache applications supporting high  
performance CPUs, the device now finds application in  
synchronous SRAM applications, ranging from DSP main  
store to networking chip set support.  
Byte Write and Global Write  
Byte write operation is performed by using Byte Write enable  
(BW) input combined with one or more individual byte write  
signals (Bx). In addition, Global Write (GW) is available for  
writing all bytes at one time, regardless of the Byte Write  
control inputs.  
Controls  
Addresses, data I/Os, chip enables (E1, E2, E3), address burst  
control inputs (ADSP, ADSC, ADV), and write control inputs  
(Bx, BW, GW) are synchronous and are controlled by a  
positive-edge-triggered clock input (CK). Output enable (G)  
and power down control (ZZ) are asynchronous inputs. Burst  
cycles can be initiated with either ADSP or ADSC inputs. In  
Burst mode, subsequent burst addresses are generated  
internally and are controlled by ADV. The burst address  
counter may be configured to count in either linear or  
Sleep Mode  
Low power (Sleep mode) is attained through the assertion  
(High) of the ZZ signal, or by stopping the clock (CK).  
Memory data is retained during Sleep mode.  
Core and Interface Voltages  
The GS880E18/32/36AT operates on a 2.5 V or 3.3 V power  
supply. All input are 3.3 V and 2.5 V compatible. Separate  
output power (V  
) pins are used to decouple output noise  
DDQ  
from the internal circuits and are 3.3 V and 2.5 V compatible.  
Parameter Synopsis  
-250  
-225  
-200  
-166  
-150 -133 Unit  
2.5  
4.0  
2.7  
4.4  
3.0  
5.0  
3.4  
6.0  
3.8  
6.7  
4.0  
7.5  
ns  
ns  
Pipeline  
3-1-1-1  
t
KQ  
tCycle  
280  
330  
255  
300  
230  
270  
200  
230  
185  
215  
165  
190  
mA  
mA  
Curr (x18)  
Curr (x32/x36)  
Flow Through  
2-1-1-1  
t
5.5  
5.5  
6.0  
6.0  
6.5  
6.5  
7.0  
7.0  
7.5  
7.5  
8.5  
8.5  
ns  
ns  
KQ  
tCycle  
175  
200  
165  
190  
160  
180  
150  
170  
145  
165  
135  
150  
mA  
mA  
Curr (x18)  
Curr (x32/x36)  
Rev: 1.03 11/2004  
1/24  
© 2001, GSI Technology  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.  
1234567...24

中文翻译

下载PDF

与GS880E18AT相关器件

型号 品牌 获取价格 描述 数据表
GS880E18AT-133 GSI

获取价格

 		512K x 18, 256K x 32, 256K x 36 9Mb Synchronous Burst SRAMs
GS880E18AT-133I GSI

获取价格

 		512K x 18, 256K x 32, 256K x 36 9Mb Synchronous Burst SRAMs
GS880E18AT-133IT GSI

获取价格

 		暂无描述
GS880E18AT-150 GSI

获取价格

 		512K x 18, 256K x 32, 256K x 36 9Mb Synchronous Burst SRAMs
GS880E18AT-150I GSI

获取价格

 		512K x 18, 256K x 32, 256K x 36 9Mb Synchronous Burst SRAMs
GS880E18AT-166 GSI

获取价格

 		512K x 18, 256K x 32, 256K x 36 9Mb Synchronous Burst SRAMs
GS880E18AT-166I GSI

获取价格

 		512K x 18, 256K x 32, 256K x 36 9Mb Synchronous Burst SRAMs
GS880E18AT-166IT GSI

获取价格

 		Cache SRAM, 512KX18, 7ns, CMOS, PQFP100, TQFP-100
GS880E18AT-200 GSI

获取价格

 		512K x 18, 256K x 32, 256K x 36 9Mb Synchronous Burst SRAMs
GS880E18AT-200I GSI

获取价格

 		512K x 18, 256K x 32, 256K x 36 9Mb Synchronous Burst SRAMs

与GS880E18AT相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证