5秒后页面跳转
GAL22V10D-7LJ PDF预览

GAL22V10D-7LJ

更新时间: 2024-11-07 22:37:15
品牌 Logo 应用领域
莱迪思 - LATTICE /
页数 文件大小 规格书
29页 387K
描述
High Performance E2CMOS PLD Generic Array Logic

GAL22V10D-7LJ 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QLCC
包装说明:PLASTIC, LCC-28针数:28
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.46
其他特性:10 MACROCELLS; SHARED INPUT/CLOCK架构:PAL-TYPE
最大时钟频率:111 MHzJESD-30 代码:S-PQCC-J28
JESD-609代码:e0长度:11.5062 mm
湿度敏感等级:1专用输入次数:11
I/O 线路数量:10输入次数:22
输出次数:10产品条款数:132
端子数量:28最高工作温度:75 °C
最低工作温度:组织:11 DEDICATED INPUTS, 10 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC28,.5SQ
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):225电源:5 V
可编程逻辑类型:EE PLD传播延迟:7.5 ns
认证状态:Not Qualified座面最大高度:4.572 mm
子类别:Programmable Logic Devices最大供电电压:5.25 V
最小供电电压:4.75 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL EXTENDED端子面层:Tin/Lead (Sn85Pb15)
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:11.5062 mmBase Number Matches:1

GAL22V10D-7LJ 数据手册

 浏览型号GAL22V10D-7LJ的Datasheet PDF文件第2页浏览型号GAL22V10D-7LJ的Datasheet PDF文件第3页浏览型号GAL22V10D-7LJ的Datasheet PDF文件第4页浏览型号GAL22V10D-7LJ的Datasheet PDF文件第5页浏览型号GAL22V10D-7LJ的Datasheet PDF文件第6页浏览型号GAL22V10D-7LJ的Datasheet PDF文件第7页 
GAL22V10  
High Performance E2CMOS PLD  
Generic Array Logic™  
Functional Block Diagram  
Features  
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY  
— 4 ns Maximum Propagation Delay  
— Fmax = 250 MHz  
RESET  
I/CLK  
8
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
I/O/Q  
I/O/Q  
— 3.5 ns Maximum from Clock Input to Data Output  
I
I
I
I
I
I
— UltraMOS® Advanced CMOS Technology  
10  
12  
• ACTIVE PULL-UPS ON ALL PINS  
• COMPATIBLE WITH STANDARD 22V10 DEVICES  
— Fully Function/Fuse-Map/Parametric Compatible  
with Bipolar and UVCMOS 22V10 Devices  
I/O/Q  
I/O/Q  
• 50% to 75% REDUCTION IN POWER VERSUS BIPOLAR  
— 90mA Typical Icc on Low Power Device  
— 45mA Typical Icc on Quarter Power Device  
14  
16  
16  
14  
• E2 CELL TECHNOLOGY  
— Reconfigurable Logic  
— Reprogrammable Cells  
— 100% Tested/100% Yields  
— High Speed Electrical Erasure (<100ms)  
— 20 Year Data Retention  
I/O/Q  
I/O/Q  
I
I
• TEN OUTPUT LOGIC MACROCELLS  
— Maximum Flexibility for Complex Logic Designs  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
12  
10  
• PRELOAD AND POWER-ON RESET OF REGISTERS  
— 100% Functional Testability  
• APPLICATIONS INCLUDE:  
— DMA Control  
— State Machine Control  
— High Speed Graphics Processing  
— Standard Logic Speed Upgrade  
I
I
8
I
• ELECTRONIC SIGNATURE FOR IDENTIFICATION  
ESCRIPTION  
PRESET  
Pin Configuration  
Description  
DIP  
The GAL22V10, at 4ns maximum propagation delay time, combines  
a high performance CMOS process with Electrically Erasable (E2)  
floating gate technology to provide the highest performance avail-  
able of any 22V10 device on the market. CMOS circuitry allows  
the GAL22V10 to consume much less power when compared to  
bipolar 22V10 devices. E2 technology offers high speed (<100ms)  
erase times, providing the ability to reprogram or reconfigure the  
device quickly and efficiently.  
PLCC  
1
6
Vcc  
24  
I/CLK  
I/O/Q  
I
I
I
I
I
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I
4
2
28  
26  
5
7
25  
23  
I
I
I
I/O/Q  
I/O/Q  
I/O/Q  
GAL  
22V10  
The generic architecture provides maximum design flexibility by  
allowing the Output Logic Macrocell (OLMC) to be configured by  
the user. The GAL22V10 is fully function/fuse map/parametric com-  
patible with standard bipolar and CMOS 22V10 devices.  
GAL22V10  
Top View  
NC  
NC  
18  
I
I
I
I
I
9
21  
19  
I/O/Q  
I/O/Q  
I/O/Q  
11  
I
12  
14  
16  
18  
Unique test circuitry and reprogrammable cells allow completeAC,  
DC, and functional testing during manufacture. As a result, Lat-  
tice Semiconductor delivers 100% field programmability and func-  
tionality of all GAL products. In addition, 100 erase/write cycles and  
data retention in excess of 20 years are specified.  
I
I
GND  
12  
13  
Copyright © 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject  
to change without notice.  
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.  
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com  
August 2000  
22v10_06  
1

GAL22V10D-7LJ 替代型号

型号 品牌 替代类型 描述 数据表
GAL22V10D-7LJN LATTICE

完全替代

Product Change Notifications (PCNs) have been issued to discontinue all devices in this da
GAL22V10D-7LJNI LATTICE

类似代替

Product Change Notifications (PCNs) have been issued to discontinue all devices in this da
GAL22V10D-7LJI LATTICE

类似代替

High Performance E2CMOS PLD Generic Array Logic

与GAL22V10D-7LJ相关器件

型号 品牌 获取价格 描述 数据表
GAL22V10D-7LJI LATTICE

获取价格

High Performance E2CMOS PLD Generic Array Logic
GAL22V10D-7LJN LATTICE

获取价格

Product Change Notifications (PCNs) have been issued to discontinue all devices in this da
GAL22V10D-7LJNI LATTICE

获取价格

Product Change Notifications (PCNs) have been issued to discontinue all devices in this da
GAL22V10D-7LP LATTICE

获取价格

High Performance E2CMOS PLD Generic Array Logic
GAL22V10D-7LPI LATTICE

获取价格

High Performance E2CMOS PLD Generic Array Logic
GAL22V10D-7LPN LATTICE

获取价格

All Devices Discontinued
GAL22V10D-7LPNI LATTICE

获取价格

Product Change Notifications (PCNs) have been issued to discontinue all devices in this da
GAL251_15 GOOD-ARK

获取价格

Press Fit Automotive Rectifier (LUCAS) Voltage Range 100 to 600Volts Current 25 Amps
GAL26CLV12 LATTICE

获取价格

Low Voltage E2CMOS PLD Generic Array Logic
GAL26CLV12D-5LJ LATTICE

获取价格

Low Voltage E2CMOS PLD Generic Array Logic