GAL26CLV12D-5LJ

更新时间： 2024-09-20 22:08:55

品牌	Logo	应用领域
莱迪思 - LATTICE		/
页数	文件大小	规格书
13页	225K
描述
Low Voltage E2CMOS PLD Generic Array Logic

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

GAL26CLV12D-5LJ 数据手册

GAL26CLV12

Low Voltage E²CMOS PLD

Generic Array Logic™

FEATURES

Features

Functional Block Diagram

• HIGH PERFORMANCE E²CMOS^®TECHNOLOGY

— 5 ns Maximum Propagation Delay

— Fmax = 200 MHz

I/CLK

INPUT

I/O/Q

RESET

— 3.5 ns Maximum from Clock Input to Data Output

OLMC

— UltraMOS^®Advanced CMOS Technology

• 3.3V LOW VOLTAGE 26CV12 ARCHITECTURE

— JEDEC-Compatible 3.3V Interface Standard

— Inputs and I/O Interface with Standard 5V TTL Devices

I/O/Q

• ACTIVE PULL-UPS ON ALL PINS

• E²CELL TECHNOLOGY

— Reconfigurable Logic

— Reprogrammable Cells

— 100% Tested/100% Yields

— High Speed Electrical Erasure (<100ms)

— 20 Year Data Retention

• TWELVE OUTPUT LOGIC MACROCELLS

— Maximum Flexibility for Complex Logic Designs

— Programmable Output Polarity

• PRELOAD AND POWER-ON RESET OF ALL REGISTERS

— 100% Functional Testability

• APPLICATIONS INCLUDE:

— Glue Logic for 3.3V Systems

— DMA Control

— State Machine Control

— High Speed Graphics Processing

— Standard Logic Speed Upgrade

• ELECTRONIC SIGNATURE FOR IDENTIFICATION

PRESET

Description

Pin Configuration

The GAL26CLV12D, at 5 ns maximum propagation delay time,

provides higher performance than its 5V counterpart. The

GAL26CLV12D can interface with both 3.3V and 5V signal levels.

The GAL26CLV12D is manufactured using Lattice Semiconductor's

advanced 3.3V E²CMOS process, which combines CMOS with

Electrically Erasable (E²) floating gate technology. High speed erase

times (<100ms) allow the devices to be reprogrammed quickly and

efficiently.

PLCC

I/O/Q

GND

I/O/Q

The generic architecture provides maximum design flexibility by

allowing the Output Logic Macrocell (OLMC) to be configured by

the user.

VCC

GAL26CLV12D

Top View

Unique test circuitry and reprogrammable cells allow completeAC,

DC, and functional testing during manufacture. As a result, Lattice

Semiconductor delivers 100% field programmability and function-

ality of all GAL products. In addition, 100 erase/write cycles and

data retention in excess of 20 years are specified.

to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.

Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

July 1997

26clv12_02

12 3 4 5 6 7...13

中文翻译

下载PDF

与GAL26CLV12D-5LJ相关器件

型号	品牌	获取价格	描述	数据表
GAL26CLV12D-7LJ	LATTICE	获取价格	Low Voltage E2CMOS PLD Generic Array Logic
GAL26CV12	LATTICE	获取价格	High Performance E2CMOS PLD Generic Array Logic
GAL26CV12-15LJ	LATTICE	获取价格	EE PLD, 15ns, PAL-Type, CMOS, PQCC28, PLASTIC, LCC-28
GAL26CV12-15LJB	LATTICE	获取价格	EE PLD, 15ns, PAL-Type, CMOS, PQCC28, PLASTIC, LCC-28
GAL26CV12-15LJIB	LATTICE	获取价格	EE PLD, 15ns, CMOS, PQCC28, PLASTIC, LCC-28
GAL26CV12-15LP	LATTICE	获取价格	EE PLD, 15ns, PAL-Type, CMOS, PDIP28, PLASTIC, DIP-28
GAL26CV12-15LPB	LATTICE	获取价格	EE PLD, 15ns, PAL-Type, CMOS, PDIP28, SKINNY, PLASTIC, DIP-28
GAL26CV12-15LPI	LATTICE	获取价格	EE PLD, 15ns, PAL-Type, CMOS, PDIP28, SKINNY, PLASTIC, DIP-28
GAL26CV12-15LPIB	LATTICE	获取价格	EE PLD, 15ns, CMOS, PDIP28, SKINNY, PLASTIC, DIP-28
GAL26CV12-20LD/883	ETC	获取价格	ASIC

与GAL26CLV12D-5LJ相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

64
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

61
SL74HC10N：高性能三输入与非门解析
2024-09-03

133
AIC1781A 电池充电控制器深度解析
2024-09-03

130

产品中心

服务支持

精选活动

关于我们

帮助中心

GAL26CLV12D-5LJ

GAL26CLV12D-5LJ 数据手册

与GAL26CLV12D-5LJ相关器件

与GAL26CLV12D-5LJ相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

GAL26CLV12D-5LJ

GAL26CLV12D-5LJ 数据手册

与GAL26CLV12D-5LJ相关器件

与GAL26CLV12D-5LJ相关文章

您还可以找

您在本页遇到什么问题？