5秒后页面跳转
GAL16V8C-7LPI PDF预览

GAL16V8C-7LPI

更新时间: 2024-10-27 22:51:03
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件光电二极管输入元件时钟
页数 文件大小 规格书
23页 395K
描述
High Performance E2CMOS PLD Generic Array Logic

GAL16V8C-7LPI 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:PLASTIC, DIP-20
针数:20Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.55其他特性:REGISTER PRELOAD; POWER-UP RESET
架构:PAL-TYPE最大时钟频率:83.3 MHz
JESD-30 代码:R-PDIP-T20JESD-609代码:e0
长度:26.125 mm专用输入次数:8
I/O 线路数量:8输入次数:18
输出次数:8产品条款数:64
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C组织:8 DEDICATED INPUTS, 8 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP20,.3
封装形状:RECTANGULAR封装形式:IN-LINE
电源:5 V可编程逻辑类型:EE PLD
传播延迟:9 ns认证状态:Not Qualified
座面最大高度:4.57 mm子类别:Programmable Logic Devices
最大供电电压:5.5 V最小供电电压:4.5 V
标称供电电压:5 V表面贴装:NO
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
宽度:7.62 mmBase Number Matches:1

GAL16V8C-7LPI 数据手册

 浏览型号GAL16V8C-7LPI的Datasheet PDF文件第3页浏览型号GAL16V8C-7LPI的Datasheet PDF文件第4页浏览型号GAL16V8C-7LPI的Datasheet PDF文件第5页浏览型号GAL16V8C-7LPI的Datasheet PDF文件第7页浏览型号GAL16V8C-7LPI的Datasheet PDF文件第8页浏览型号GAL16V8C-7LPI的Datasheet PDF文件第9页 
Specifications GAL16V8  
COMPLEX MODE  
In the Complex mode, macrocells are configured as output only  
or I/O functions.  
pability. Designs requiring eight I/O's can be implemented in the  
Registered mode.  
Architecture configurations available in this mode are similar to  
the common 16L8 and 16P8 devices with programmable polarity  
in each macrocell.  
All macrocells have seven product terms per output. One product  
term is used for programmable output enable control. Pins 1 and  
11 are always available as data inputs into theAND array.  
Up to six I/O's are possible in this mode. Dedicated inputs or  
outputs can be implemented as subsets of the I/O function. The  
two outer most macrocells (pins 12 & 19) do not have input ca-  
The JEDEC fuse numbers including the UES fuses and PTD fuses  
are shown on the logic diagram on the following page.  
Combinatorial I/O Configuration for Complex Mode  
- SYN=1.  
- AC0=1.  
- XOR=0 defines Active Low Output.  
- XOR=1 defines Active High Output.  
- AC1=1.  
XOR  
- Pin 13 through Pin 18 are configured to this function.  
Combinatorial Output Configuration for Complex Mode  
- SYN=1.  
- AC0=1.  
- XOR=0 defines Active Low Output.  
- XOR=1 defines Active High Output.  
- AC1=1.  
XOR  
- Pin 12 and Pin 19 are configured to this function.  
Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.  
1996 Data Book  
3-70  

GAL16V8C-7LPI 替代型号

型号 品牌 替代类型 描述 数据表
ATF16V8C-7PU ATMEL

功能相似

Industry-standard architecture Emulates Many 20-pin PALs Low-cost, easy to use software to
GAL16V8D-7LP LATTICE

功能相似

High Performance E2CMOS PLD Generic Array Logic

与GAL16V8C-7LPI相关器件

型号 品牌 获取价格 描述 数据表
GAL16V8C-7LR/883 LATTICE

获取价格

EE PLD, 9ns, PAL-Type, CMOS, CQCC20, LCC-20
GAL16V8D LATTICE

获取价格

High Performance E2CMOS PLD Generic Array Logic
GAL16V8D-10LD LATTICE

获取价格

High Performance E2CMOS PLD Generic Array Log
GAL16V8D-10LD/833 LATTICE

获取价格

High Performance E2CMOS PLD Generic Array Logic
GAL16V8D-10LD/883 ETC

获取价格

Electrically-Erasable PLD
GAL16V8D-10LJ LATTICE

获取价格

High Performance E2CMOS PLD Generic Array Logic
GAL16V8D-10LJI LATTICE

获取价格

High Performance E2CMOS PLD Generic Array Logic
GAL16V8D-10LJN LATTICE

获取价格

High Performance E2CMOS PLD Generic Array Log
GAL16V8D-10LJNI LATTICE

获取价格

High Performance E2CMOS PLD Generic Array Log
GAL16V8D-10LP LATTICE

获取价格

High Performance E2CMOS PLD Generic Array Logic