5秒后页面跳转
FW801A-DB PDF预览

FW801A-DB

更新时间: 2024-01-19 19:21:46
品牌 Logo 应用领域
杰尔 - AGERE 驱动器接口集成电路
页数 文件大小 规格书
24页 363K
描述
Low-Power PHY IEEE 1394A-2000 One-Cable Transceiver/Arbiter Device

FW801A-DB 技术参数

生命周期:Active包装说明:LFQFP, QFP48,.35SQ,20
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.6
差分输出:YES驱动器位数:2
输入特性:DIFFERENTIAL接口集成电路类型:LINE TRANSCEIVER
接口标准:IEEE 1394JESD-30 代码:S-PQFP-G48
JESD-609代码:e0长度:7 mm
功能数量:1端子数量:48
最高工作温度:70 °C最低工作温度:
最小输出摆幅:0.172 V最大输出低电流:0.012 A
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装等效代码:QFP48,.35SQ,20封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):240
电源:3.3 V认证状态:Not Qualified
接收器位数:2座面最大高度:1.6 mm
子类别:Line Driver or Receivers最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:TIN LEAD
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:7 mmBase Number Matches:1

FW801A-DB 数据手册

 浏览型号FW801A-DB的Datasheet PDF文件第2页浏览型号FW801A-DB的Datasheet PDF文件第3页浏览型号FW801A-DB的Datasheet PDF文件第4页浏览型号FW801A-DB的Datasheet PDF文件第5页浏览型号FW801A-DB的Datasheet PDF文件第6页浏览型号FW801A-DB的Datasheet PDF文件第7页 
Data Sheet, Rev. 1  
June 2001  
FW801A Low-Power PHY IEEE 1394A-2000  
One-Cable Transceiver/Arbiter Device  
I Supports connection debounce.  
I Supports multispeed packet concatenation.  
Distinguishing Features  
I Compliant with IEEE Standard 1394a-2000,  
IEEE Standard for a High Performance Serial  
Bus Amendment 1.  
I Supports PHY pinging and remote PHY access  
packets.  
I Fully supports suspend/resume.  
I Supports PHY-link interface initialization and reset.  
I Supports 1394a-2000 register set.  
I Low power consumption during powerdown or  
microlow-power sleep mode.  
I Supports extended BIAS_HANDSHAKE time for  
enhanced interoperability with camcorders.  
I While unpowered and connected to the bus, will  
not drive TPBIAS on the connected port even if  
receiving incoming bias voltage on the port.  
I Does not require external filter capacitors for PLL.  
I Does not require a separate 5 V supply for 5 V link  
controller interoperability.  
I Interoperable across 1394 cable with 1394 physi-  
cal layers (PHY) using 5 V supplies.  
I Interoperable with 1394 link-layer controllers using  
5 V supplies.  
I Supports LPS/link-on as a part of PHY-link inter-  
face.  
I Supports provisions of IEEE 1394-1995 Standard  
for a High Performance Serial Bus.  
I Fully interoperable with FireWireimplementation  
of IEEE 1394-1995.  
I Reports cable power fail interrupt when voltage at  
CPS pin falls below 7.5 V.  
I Separate cable bias and driver termination voltage  
supply for the port.  
I Meets IntelMobile Power Guideline 2000.  
I 1394a-2000 compliant common mode noise filter  
on incoming TPBIAS.  
Other Features  
I 48-pin TQFP package.  
I Powerdown features to conserve energy in bat-  
tery-powered applications include:  
— Device powerdown pin.  
I Single 3.3 V supply operation.  
— Link interface disable using LPS.  
— Inactive ports power down.  
I Data interface to link-layer controller provided  
through 2/4/8 parallel lines at 50 Mbits/s.  
— Automatic microlow-power sleep mode during  
I 25 MHz crystal oscillator and PLL provide transmit/  
receive data at 100 Mbits/s, 200 Mbits/s, and  
400 Mbits/s, and link-layer controller clock at  
50 MHz.  
suspend.  
I Interface to link-layer controller supports Annex J  
electrical isolation as well as bus-keeper isolation.  
I Node power-class information signaling for system  
power management.  
Features  
I Multiple separate package signals provided for  
analog and digital supplies and grounds.  
I Provides one fully compliant cable port at  
100 Mbits/s, 200 Mbits/s, and 400 Mbits/s.  
I Fully supports OHCI requirements.  
I Supports arbitrated short bus reset to improve  
utilization of the bus.  
I Supports ack-accelerated arbitration and fly-by  
concatenation.  
* IEEE is a registered trademark of The Institute of Electrical and  
Electronics Engineers, Inc.  
FireWire is a registered trademark of Apple Computer, Inc.  
Intel is a registered trademark of Intel Corporation.  

与FW801A-DB相关器件

型号 品牌 获取价格 描述 数据表
FW801BF AGERE

获取价格

Low-Power PHY 1394a-2000 One-Cable Transceiver/Arbiter Device
FW801BF-09-DB AGERE

获取价格

Low-Power PHY 1394a-2000 One-Cable Transceiver/Arbiter Device
FW802 AGERE

获取价格

Low-Power PHY IEEE 1394A-2000 Two-Cable Transceiver/Arbiter Device
FW80200M400 ETC

获取价格

Microprocessor
FW80200M600 ETC

获取价格

Microprocessor
FW80200M733 ETC

获取价格

Microprocessor
FW80219M400Q690A-0 INTEL

获取价格

Micro Peripheral IC, CMOS, PBGA544
FW80219M400SL7CLA-0 INTEL

获取价格

Micro Peripheral IC, CMOS, PBGA544
FW80219M600 INTEL

获取价格

Micro Peripheral IC, CMOS, PBGA544
FW80219M600SL7CMA-0 INTEL

获取价格

Micro Peripheral IC, CMOS, PBGA544