www.fairchildsemi.com
FAN6550
2A DDR Bus Termination Regulator
Features
Description
• Can source and sink up to 2A continous, 3A peak
• No heatsink required
• Integrated Power MOSFETs
• Generates termination voltages for DDR SDRAM
• VREF input available for external voltage divider
• Separate voltages for VCCQ and PVDD
• Buffered VREF output
• VOUT of 3ꢀ or less at 2A
• Minimum external components
• 0°C to 70°C operating range
• Shutdown for standby or suspend mode operation
• Thermal Shutdown ≈ 130ºC
The FAN6550 switching regulator is designed to convert
voltage supplies ranging from 2.3V to 4V into a desired out-
put voltage or termination voltage for DDR SDRAM mem-
ory. The FAN6550 can be implemented to produce regulated
output voltages in two different modes. In the default mode,
when the VREF pin is open, the FAN6550 output voltage is
50ꢀ of the voltage applied to VCCQ. The FAN6550 can also
be used to produce various user-defined voltages by forcing a
voltage on the VREFIN pin. In this case, the output voltage
follows the input VREFIN voltage. The switching regulator
is capable of sourcing or sinking up to 2A of current while
regulating an output VTT voltage to within 3ꢀ or less.
Transient output currents of 3A can also be accommodated.
The FAN6550 can also be used in conjunction with series
termination resisitors to provide an excellent voltage source
for active termination schemes of high speed transmission
lines as those seen in high speed memory buses and distrib-
uted backplane designs.
Block Diagram
9
15
16
14
1
12
2
7
V
AV
VREF
V
SHDN
PV
PV
DD2
V
CCQ
CC
OUT
DD
DD1
DD
V
OUT
OSCILLATOR/
RAMP
L1
(V
)
3
6
GENERATOR
–
200kΩ
Q
Q
S
R
+
V
OUT
L2
V
BUFFER
REF
(V
)
–
+
VREF
IN
ERROR AMP
11
13
RAMP
COMPARATOR
+
200kΩ
AGND
–
V
D
P
P
GND2
FB
GND
GND1
10
8
4
5
REV. 1.0.2 3/11/02