Datasheet > EPM3064ATC44-4

EPM3064ATC44-4

更新时间： 2024-11-01 23:51:11

品牌	Logo	应用领域
其他 - ETC		/
页数	文件大小	规格书
42页	640K
描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EPM3064ATC44-4 数据手册

MAX 3000A

Programmable Logic

Device Family

June 2002, ver. 3.0

Data Sheet

■

High–performance, low–cost CMOS EEPROM–based programmable

logic devices (PLDs) built on a MAX^®architecture (see Table 1)

3.3-V in-system programmability (ISP) through the built–in

IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with

advanced pin-locking capability

Features...

–

ISP circuitry compliant with IEEE Std. 1532

■

Built–in boundary-scan test (BST) circuitry compliant with

IEEE Std. 1149.1-1990

Enhanced ISP features:

–

Enhanced ISP algorithm for faster programming

ISP_Done bit to ensure complete programming

Pull-up resistor on I/O pins during in–system programming

■

High–density PLDs ranging from 600 to 10,000 usable gates

4.5–ns pin–to–pin logic delays with counter frequencies of up to

227.3 MHz

■

MultiVolt^TMI/O interface enabling the device core to run at 3.3 V,

while I/O pins are compatible with 5.0–V, 3.3–V, and 2.5–V logic

levels

Pin counts ranging from 44 to 256 in a variety of thin quad flat pack

(TQFP), plastic quad flat pack (PQFP), plastic J–lead chip carrier

(PLCC), and FineLine BGA^TMpackages

■

Hot–socketing support

Programmable interconnect array (PIA) continuous routing structure

for fast, predictable performance

Table 1. MAX 3000A Device Features

Feature

EPM3032A

EPM3064A

EPM3128A

EPM3256A

EPM3512A

Usable gates

Macrocells

600

1,250

2,500

128

5,000

256

10,000

512

Logic array blocks

Maximum user I/O

pins

158

208

t_PD(ns)

4.5

2.9

4.5

2.8

5.0

3.3

5.5

3.9

7.5

5.6

_SU(ns)

t_CO1(ns)

_CNT(MHz)

3.0

3.1

3.4

3.5

4.7

227.3

222.2

192.3

172.4

116.3

Altera Corporation

DS-M3000A-3.0

12 3 4 5 6 7...42

中文翻译

下载PDF

与EPM3064ATC44-4相关器件

型号	品牌	获取价格	描述	数据表
EPM3064ATC44-4N	ALTERA	获取价格	Programmable Logic Device Family
EPM3064ATC44-4N	INTEL	获取价格	EE PLD, 4.5ns, 64-Cell, CMOS, PQFP44, TQFP-44
EPM3064ATC44-4NAG	INTEL	获取价格	EE PLD, 4.5ns, CMOS, PQFP44, TQFP-44
EPM3064ATC44-7	INTEL	获取价格	EE PLD, 7.5ns, 64-Cell, CMOS, PQFP44, TQFP-44
EPM3064ATC44-7N	ALTERA	获取价格	EE PLD, 7.5ns, 64-Cell, CMOS, PQFP44, TQFP-44
EPM3064ATC44-7N	INTEL	获取价格	EE PLD, 7.5ns, 64-Cell, CMOS, PQFP44, TQFP-44
EPM3064ATI100-10N	ALTERA	获取价格	Programmable Logic Device Family
EPM3064ATI44-10N	ALTERA	获取价格	Builtâin boundary-scan test circuitry compl
EPM3064ATI44-10N	INTEL	获取价格	EE PLD, 10ns, 64-Cell, CMOS, PQFP44, TQFP-44
EPM3128A	ALTERA	获取价格	Programmable Logic Device Family