5秒后页面跳转
EPC16 PDF预览

EPC16

更新时间: 2024-12-01 06:57:39
品牌 Logo 应用领域
阿尔特拉 - ALTERA 静态存储器
页数 文件大小 规格书
36页 470K
描述
SRAM-Based LUT Devices

EPC16 数据手册

 浏览型号EPC16的Datasheet PDF文件第2页浏览型号EPC16的Datasheet PDF文件第3页浏览型号EPC16的Datasheet PDF文件第4页浏览型号EPC16的Datasheet PDF文件第5页浏览型号EPC16的Datasheet PDF文件第6页浏览型号EPC16的Datasheet PDF文件第7页 
Configuration Devices for  
SRAM-Based LUT Devices  
®
December 2002, ver. 12.2  
DataSheet  
Serial device family for configuring APEXTM II, APEX 20K (including  
APEX 20K, APEX 20KC, and APEX 20KE), MercuryTM, ACEX® 1K,  
and FLEX® (FLEX 6000, FLEX 10KE, and FLEX 10KA) devices  
Easy-to-use 4-pin interface to APEX II, APEX 20K, Mercury, ACEX,  
and FLEX devices  
Features  
Low current during configuration and near-zero standby current  
5.0-V and 3.3-V operation  
Software design support with the Altera® Quartus® II and  
MAX+PLUS® II development systems for Windows-based PCs as  
well as Sun SPARCstation, and HP 9000 Series 700/ 800  
Programming support with Alteras Master Programming Unit  
(MPU) and programming hardware from Data I/ O,  
BP Microsystems, and other manufacturers  
Available in compact plastic packages (see Figures 1 and 2)  
8-pin plastic dual in-line package (PDIP)  
20-pin plastic J-lead chip carrier (PLCC) package  
32-pin plastic thin quad flat pack (TQFP) package  
100-pin plastic thin quad flat pack (TQPF) package  
88-pin Ultra FineLine BGATM package  
EPC2 device has reprogrammable Flash configuration memory  
5.0-V and 3.3-V in-system programmability (ISP) through the  
built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG)  
interface  
Built-in JTAG boundary-scan test (BST) circuitry compliant with  
IEEE Std. 1149.1  
ISP circuitry is compatible with IEEE Std. 1532 for EPC2  
configuration device  
Supports programming through Serial Vector Format Files  
(.svf), JamTM Standard Test and Programming Language  
(STAPL) Files (.jam), Jam STAPL Byte-Code Files (.jbc), and the  
MAX+PLUS II software via the MasterBlasterTM  
,
ByteBlasterMVTM, or BitBlasterTM download cable  
nINIT_CONFpin allows a JTAG instruction to initiate device  
configuration  
Can be programmed with Programmer Object Files (.pof) for  
EPC1 and EPC1441 devices  
Available in 20-pin PLCC and 32-pin TQFP packages  
Altera Corporation  
1
DS-EPROM-12.2  

与EPC16相关器件

型号 品牌 获取价格 描述 数据表
EPC1604PC8 ALTERA

获取价格

Configuration Memory, 1MX1, 75ns, Parallel, CMOS, PDIP8
EPC16QC100 ALTERA

获取价格

2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC16QC100N ALTERA

获取价格

暂无描述
EPC16QI100 ALTERA

获取价格

2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC16QI100N ALTERA

获取价格

This datasheet describes enhanced configuration (EPC) devices
EPC16UC88 ALTERA

获取价格

2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC16UC88N ALTERA

获取价格

Enhanced Configuration (EPC) Devices Datasheet
EPC16UI88AA ALTERA

获取价格

Enhanced Configuration (EPC) Devices Datasheet
EPC16XXX ALTERA

获取价格

2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC17 TDK

获取价格

Ferrite Cores For Power Supply and Signal Transformer EPC Cores