5秒后页面跳转
EP20K1500CF1020I7 PDF预览

EP20K1500CF1020I7

更新时间: 2024-09-16 23:50:43
品牌 Logo 应用领域
其他 - ETC /
页数 文件大小 规格书
88页 1103K
描述
ASIC

EP20K1500CF1020I7 数据手册

 浏览型号EP20K1500CF1020I7的Datasheet PDF文件第2页浏览型号EP20K1500CF1020I7的Datasheet PDF文件第3页浏览型号EP20K1500CF1020I7的Datasheet PDF文件第4页浏览型号EP20K1500CF1020I7的Datasheet PDF文件第5页浏览型号EP20K1500CF1020I7的Datasheet PDF文件第6页浏览型号EP20K1500CF1020I7的Datasheet PDF文件第7页 
APEX 20KC  
Programmable Logic  
Device  
®
October 2001, ver. 1.2  
Data Sheet  
Programmable logic device (PLD) manufactured using a 0.15-µm all-  
Features...  
layer copper-metal fabrication process  
25 to 35% faster design performance than APEXTM 20KE devices  
Pin-compatible with APEX 20KE devices  
High-performance, low-power copper interconnect  
MultiCoreTM architecture integrating look-up table (LUT) logic  
and embedded memory  
LUT logic used for register-intensive functions  
Embedded system blocks (ESBs) used to implement memory  
functions, including first-in first-out (FIFO) buffers, dual-port  
RAM, and content-addressable memory (CAM)  
High-density architecture  
100,000 to 1.5 million typical gates (see Table 1)  
Up to 51,840 logic elements (LEs)  
Up to 442,368 RAM bits that can be used without reducing  
available logic  
Table 1. APEX 20KC Device Features  
Note (1)  
Feature  
EP20K200C  
EP20K400C  
EP20K600C  
EP20K1000C  
EP20K1500C  
Maximum system  
gates  
526,000  
1,052,000  
1,537,000  
1,772,000  
2,392,000  
Typical gates  
LEs  
200,000  
8,320  
52  
400,000  
16,640  
104  
600,000  
24,320  
152  
1,000,000  
38,400  
160  
1,500,000  
51,840  
216  
ESBs  
Maximum RAM  
bits  
106,496  
212,992  
311,296  
327,680  
442,368  
PLLs (2)  
2
4
4
4
4
Speed grades (3)  
-7, -8, -9  
832  
-7, -8, -9  
1,664  
-7, -8, -9  
2,432  
-7, -8, -9  
2,560  
-7, -8, -9  
3,456  
Maximum  
macrocells  
Maximum user I/O  
pins  
376  
488  
588  
708  
808  
Notes:  
(1) The embedded IEEE Std. 1149.1 Joint Test Action Group (JTAG) boundary-scan circuitry contributes up to  
57,000 additional gates.  
(2) PLL: phase-locked loop.  
(3) The -7 speed grade provides the fastest performance.  
Altera Corporation  
1
A-DS-APEX20KC-1.2  

与EP20K1500CF1020I7相关器件

型号 品牌 获取价格 描述 数据表
EP20K1500CF1020I-7 ALTERA

获取价格

Loadable PLD, 1.4ns, PBGA1020, 33 X 33 MM, 1 MM PITCH, FINE LINE, BGA-1020
EP20K1500CF1020I8 ETC

获取价格

ASIC
EP20K1500CF1020I9 ETC

获取价格

ASIC
EP20K1500CF1020I-9 ALTERA

获取价格

Loadable PLD, PBGA1020, 33 X 33 MM, 1 MM PITCH, FINE LINE, BGA-1020
EP20K1500CF33C8 ALTERA

获取价格

Loadable PLD, PBGA1020, 33 X 33 MM, 1 MM PITCH, FINE LINE, BGA-1020
EP20K1500E ALTERA

获取价格

Programmable Logic Device Family
EP20K1500EBC652-1ES ETC

获取价格

FPGA
EP20K1500EBC652-1X ALTERA

获取价格

Loadable PLD, 1.84ns, CMOS, PBGA652, BGA-652
EP20K1500EBC652-2ES ETC

获取价格

FPGA
EP20K1500EBC652-3 ALTERA

获取价格

Loadable PLD, 2.32ns, CMOS, PBGA652, BGA-652