Datasheet > EP1S60

EP1S60

更新时间： 2024-09-14 12:19:55

品牌	Logo	应用领域
阿尔特拉 - ALTERA		PC
页数	文件大小	规格书
34页	456K
描述
1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EP1S60 数据手册

1. Enhanced Configuration Devices

(EPC4, EPC8, and EPC16) Data Sheet

CF52002-2.8

Features

This chapter describes the EPC4, EPC8, and EPC16 enhanced configuration devices

(EPC).

■

Single-chip configuration solution for Altera^®ACEX^®1K, APEX^™20K (including

APEX 20K, APEX 20KC, and APEX 20KE), APEX II, Arria^®GX, Cyclone^®, Cyclone

II, FLEX^®10K (including FLEX 10KE and FLEX 10KA), Mercury^™, Stratix^®II, and

Stratix II GX devices

■

Contains 4-, 8-, and 16-Mbit flash memories for configuration data storage

■

On-chip decompression feature almost doubles the effective configuration

density

■

Standard flash die and a controller die combined into single stacked chip package

External flash interface supports parallel programming of flash and external

processor access to unused portions of memory

■

Flash memory block/sector protection capability via external flash interface

Supported in EPC16 and EPC4 devices

■

Page mode support for remote and local reconfiguration with up to eight

configurations for the entire system

■

Compatible with Stratix series Remote System Configuration feature

Supports byte-wide configuration mode fast passive parallel (FPP); 8-bit data

output per DCLKcycle

■

Supports true n-bit concurrent configuration (n = 1, 2, 4, and 8) of Altera FPGAs

Pin-selectable 2-ms or 100-ms power-on reset (POR) time

Configuration clock supports programmable input source and frequency synthesis

■

Multiple configuration clock sources supported (internal oscillator and

external clock input pin)

■

External clock source with frequencies up to 100 MHz

Internal oscillator defaults to 10 MHz; Programmable for higher frequencies of

33, 50, and 66 MHz

■

Clock synthesis supported via user programmable divide counter

■

Available in the 100-pin plastic quad flat pack (PQFP) and the 88-pin Ultra

FineLine BGA^®(UFBGA) packages

■

Vertical migration between all devices supported in the 100-pin PQFP package

■

Supply voltage of 3.3 V (core and I/O)

Hardware compliant with IEEE Std. 1532 in-system programmability (ISP)

specification

Configuration Handbook (Complete Two-Volume Set)

12 3 4 5 6 7...34

中文翻译

下载PDF

与EP1S60相关器件

型号	品牌	获取价格	描述	数据表
EP1S60B1508C5ES	ALTERA	获取价格	Stratix Device Handbook, Volume 1
EP1S60B1508C6ES	ALTERA	获取价格	Stratix Device Handbook, Volume 1
EP1S60B1508C7ES	ALTERA	获取价格	Stratix Device Handbook, Volume 1
EP1S60B1508I5ES	ALTERA	获取价格	Stratix Device Handbook, Volume 1
EP1S60B1508I6ES	ALTERA	获取价格	Stratix Device Handbook, Volume 1
EP1S60B1508I7ES	ALTERA	获取价格	Stratix Device Handbook, Volume 1
EP1S60B956C6N	ALTERA	获取价格	Field Programmable Gate Array, 6570 CLBs, 57120-Cell, CMOS, PBGA956, 40 X 40 MM, 1.27 MM P
EP1S60B956C7	ALTERA	获取价格	Field Programmable Gate Array, 6570 CLBs, 57120-Cell, CMOS, PBGA956, 40 X 40 MM, 1.27 MM P
EP1S60F1020C5	ALTERA	获取价格	Field Programmable Gate Array, 6570 CLBs, 57120-Cell, CMOS, PBGA1020, 33 X 33 MM, 1 MM PIT
EP1S60F1020C5N	INTEL	获取价格	Field Programmable Gate Array, 6570 CLBs, 57120-Cell, CMOS, PBGA1020, 33 X 33 MM, 1 MM PIT

与EP1S60相关文章

SL74HC10N：高性能三输入与非门解析
2024-09-03

80
AIC1781A 电池充电控制器深度解析
2024-09-03

70
Pickering新高压舌簧继电器亮相汽车测试博览会
2024-08-26

100
采用MCU+MPU双处理器架构实现的创新应用设计探索
2024-08-23

117

产品中心

服务支持

精选活动

关于我们

帮助中心

EP1S60

EP1S60 数据手册

与EP1S60相关器件

与EP1S60相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

EP1S60

EP1S60 数据手册

与EP1S60相关器件

与EP1S60相关文章

您还可以找

您在本页遇到什么问题？