5秒后页面跳转
EM6AA160TS-5G PDF预览

EM6AA160TS-5G

更新时间: 2022-12-28 03:30:51
品牌 Logo 应用领域
钰创 - ETRON 动态存储器双倍数据速率
页数 文件大小 规格书
51页 401K
描述
16M x 16 bit DDR Synchronous DRAM (SDRAM)

EM6AA160TS-5G 数据手册

 浏览型号EM6AA160TS-5G的Datasheet PDF文件第3页浏览型号EM6AA160TS-5G的Datasheet PDF文件第4页浏览型号EM6AA160TS-5G的Datasheet PDF文件第5页浏览型号EM6AA160TS-5G的Datasheet PDF文件第7页浏览型号EM6AA160TS-5G的Datasheet PDF文件第8页浏览型号EM6AA160TS-5G的Datasheet PDF文件第9页 
EM6AA160TS  
EtronTech  
Operation Mode  
Fully synchronous operations are performed to latch the commands at the positive edges of CK. Table 3  
shows the truth table for the operation commands.  
Table 3. Truth Table (Note (1), (2))  
Command  
State CKEn-1 CKEn UDM LDM BA0,1 A10 A0-9, 11-12  
CS RAS CAS  
WE  
H
L
Idle(3)  
Any  
H
H
H
H
H
H
H
H
H
H
H
H
H
H
L
X
X
X
X
X
X
X
X
X
X
X
X
H
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
V
V
X
V
V
V
V
Row address  
L
L
L
L
L
L
L
L
L
L
L
H
L
L
H
L
H
L
H
L
H
L
H
L
X
X
L
L
H
H
H
L
BankActivate  
BankPrecharge  
PrechargeAll  
L
H
L
X
X
Any  
L
L
Active(3)  
Active(3)  
Active(3)  
Active(3)  
Idle  
H
H
H
H
L
L
Write  
Column  
address (A0  
~ A8)  
Write and AutoPrecharge  
Read  
H
L
L
L
Column  
address (A0  
~ A8)  
L
H
H
L
Read and Autoprecharge  
Mode Register Set  
Extended MRS  
No-Operation  
H
L
OP code  
L
Idle  
OP code  
L
L
L
Any  
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
H
H
X
L
H
H
X
L
H
L
Active(4)  
Burst Stop  
Device Deselect  
AutoRefresh  
Any  
X
H
H
X
H
X
H
X
H
X
V
X
H
X
X
Idle  
SelfRefresh Entry  
SelfRefresh Exit  
Idle  
L
L
Idle  
H
X
H
X
H
X
H
X
V
X
H
X
X
X
H
X
H
X
H
X
V
X
H
X
X
(SelfRefresh)  
Precharge Power Down Mode  
Entry  
Idle  
H
L
L
H
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Precharge Power Down Mode  
Exit  
Any  
(PowerDown)  
Active Power Down Mode  
Entry  
Active  
H
L
Active Power Down Mode  
Exit  
Any  
H
(PowerDown)  
Data Input Mask Disable  
Data Input Mask Enable(5)  
Active  
Active  
H
H
X
X
L
L
X
X
X
X
X
X
H
H
Note: 1. V=Valid data, X=Don't Care, L=Low level, H=High level  
2. CKEn signal is input level when commands are provided.  
CKEn-1 signal is input level one clock cycle before the commands are provided.  
3. These are states of bank designated by BA signal.  
4. Device state is 2, 4, and 8 burst operation.  
5. LDM and UDM can be enable respectively.  
Etron Confidential  
6
Rev. 0.7  
July 2008  

与EM6AA160TS-5G相关器件

型号 品牌 获取价格 描述 数据表
EM6AA160TSA ETRON

获取价格

16M x 16 bit DDR Synchronous DRAM (SDRAM)
EM6AA160TSA-4G ETRON

获取价格

16M x 16 bit DDR Synchronous DRAM (SDRAM)
EM6AA160TSA-5G ETRON

获取价格

16M x 16 bit DDR Synchronous DRAM (SDRAM)
EM6AA160TSC-4G ETRON

获取价格

16M x 16 bit DDR Synchronous DRAM (SDRAM)
EM6AA160TSC-5G ETRON

获取价格

16M x 16 bit DDR Synchronous DRAM (SDRAM)
EM6AA320 ETRON

获取价格

8M x 32 DDR SDRAM
EM6AA320BI-3.3MS ETRON

获取价格

8M x 32 DDR SDRAM
EM6AA320BI-3.3S ETRON

获取价格

8M x 32 DDR SDRAM
EM6AA320BI-3.6MS ETRON

获取价格

8M x 32 DDR SDRAM
EM6AA320BI-3.6S ETRON

获取价格

8M x 32 DDR SDRAM