Datasheet > 存储 > DRAM> EBD25EC8AKFA-5

EBD25EC8AKFA-5

更新时间： 2024-09-16 22:05:35

品牌	Logo	应用领域
尔必达 - ELPIDA		动态存储器双倍数据速率
页数	文件大小	规格书
19页	179K
描述
256MB Unbuffered DDR SDRAM DIMM (32M words X72 bits, 1 Rank)

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EBD25EC8AKFA-5 数据手册

PRELIMINARY DATA SHEET

256MB Unbuffered DDR SDRAM DIMM

EBD25EC8AKFA-5 (32M words × 72 bits, 1 Rank)

Description

Features

The EBD25EC8AKFA is 32M words × 72 bits, 1 rank

Double Data Rate (DDR) SDRAM unbuffered module,

mounting 9 pieces of 256M bits DDR SDRAM sealed in

• 184-pin socket type dual in line memory module

(DIMM)

PCB height: 31.75mm

Lead pitch: 1.27mm

• 2.5 V power supply

• Data rate: 400Mbps (max.)

• 2.5 V (SSTL_2 compatible) I/O

TSOP package.

Read and write operations are

performed at the cross points of the CK and the /CK.

This high-speed data transfer is realized by the 2 bits

prefetch-pipelined architecture. Data strobe (DQS)

both for read and write are available for high speed and

reliable data bus design. By setting extended mode

set enable or disable. This module provides high

density mounting without utilizing surface mount

• Double Data Rate architecture; two data transfers per

clock cycle

• Bi-directional, data strobe (DQS) is transmitted

/received with data, to be used in capturing data at

the receiver

technology.

Decoupling capacitors are mounted

beside each TSOP on the module board.

• Data inputs and outputs are synchronized with DQS

• 4 internal banks for concurrent operation

(Component)

• DQS is edge aligned with data for READs; center

aligned with data for WRITEs

• Differential clock inputs (CK and /CK)

• DLL aligns DQ and DQS transitions with CK

transitions

• Commands entered on each positive CK edge; data

referenced to both edges of DQS

• Data mask (DM) for write data

• Auto precharge option for each burst access

• Programmable burst length: 2, 4, 8

• Programmable /CAS latency (CL): 3

• Programmable output driver strength: normal/weak

• Refresh cycles: (8192 refresh cycles /64ms)

7.8µs maximum average periodic refresh interval

• 2 variations of refresh

Auto refresh

Self refresh

Document No. E0354E30 (Ver. 3.0)

Date Published June 2003 (K) Japan

URL: http://www.elpida.com

Elpida Memory , Inc. 2003

12 3 4 5 6 7...19

中文翻译

下载PDF

与EBD25EC8AKFA-5相关器件

型号	品牌	获取价格	描述	数据表
EBD25EC8AKFA-5B	ELPIDA	获取价格	256MB Unbuffered DDR SDRAM DIMM (32M words X72 bits, 1 Rank)
EBD25EC8AKFA-5B-E	ELPIDA	获取价格	DDR DRAM Module, 32MX72, 0.7ns, CMOS, DIMM-184
EBD25EC8AKFA-5C	ELPIDA	获取价格	256MB Unbuffered DDR SDRAM DIMM (32M words X72 bits, 1 Rank)
EBD25RB4ALFA	ELPIDA	获取价格	256MB Registered DDR SDRAM DIMM
EBD25RB4ALFA-1A	ELPIDA	获取价格	256MB Registered DDR SDRAM DIMM
EBD25RB4ALFA-75	ELPIDA	获取价格	256MB Registered DDR SDRAM DIMM
EBD25RB4ALFA-7A	ELPIDA	获取价格	256MB Registered DDR SDRAM DIMM
EBD25RB4ALFB	ELPIDA	获取价格	256MB Registered DDR SDRAM DIMM
EBD25RB4ALFB-1A	ELPIDA	获取价格	256MB Registered DDR SDRAM DIMM
EBD25RB4ALFB-75	ELPIDA	获取价格	256MB Registered DDR SDRAM DIMM