5秒后页面跳转
EDI416S4030A-SI PDF预览

EDI416S4030A-SI

更新时间: 2024-09-20 23:50:03
品牌 Logo 应用领域
其他 - ETC 动态存储器
页数 文件大小 规格书
27页 319K
描述
Industrial SDRAM

EDI416S4030A-SI 数据手册

 浏览型号EDI416S4030A-SI的Datasheet PDF文件第2页浏览型号EDI416S4030A-SI的Datasheet PDF文件第3页浏览型号EDI416S4030A-SI的Datasheet PDF文件第4页浏览型号EDI416S4030A-SI的Datasheet PDF文件第5页浏览型号EDI416S4030A-SI的Datasheet PDF文件第6页浏览型号EDI416S4030A-SI的Datasheet PDF文件第7页 
EDI416S4030A  
White Electronic Designs  
1M x 16 Bits x 4 Banks Synchronous DRAM  
DESCRIPTION  
FEATURES  
The EDI416S4030A is 67,108,864 bits of synchronous high  
data rate DRAM organized as 4 x 1,048,576 words x 16  
bits. Synchronous design allows precise cycle control with  
the use of system clock, I/O transactions are possible on  
every clock cycle. Range of operating frequencies, program-  
mable burst lengths and programmable latencies allow the  
same device to be useful for a variety of high bandwidth,  
high performance memory system applications.  
n
n
n
n
n
Single 3.3V power supply  
Fully Synchronous to positive Clock Edge  
Clock Frequency = 100, 83MHz  
SDRAM CAS Latentency = 3 (100MHz), 2 (83MHz)  
Burst Operation  
•Sequential or Interleave  
•Burst length = programmable 1,2,4,8 or full page  
•Burst Read and Write  
Available in a 54 pin TSOP type II package the EDI416S4030A  
is tested over the industrial temp range (-40C to +85C)  
providing a solution for rugged main memory applications.  
•Multiple Burst Read and Single Write  
DATA Mask Control per byte  
n
n
Auto Refresh (CBR) and Self Refresh  
•4096 refresh cycles across 64ms  
Automatic and Controlled Precharge Commands  
Suspend Mode and Power Down Mode  
Industrial Temperature Range  
n
n
n
FIGꢀ 1  
PIN CONFIGURATION  
V
DQ  
DD  
1
2
3
4
5
6
7
8
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
V
SS  
DQ15  
SSQ  
0
V
DDQ  
V
DQ14  
DQ13  
VDDQ  
DQ12  
DQ11  
PIN DESCRIPTION  
DQ  
DQ  
1
2
A0-11  
BA0, BA1  
CE  
Address Inputs  
Bank Select Addresses  
Chip Select  
V
SSQ  
DQ  
DQ  
3
4
V
DDQ  
9
V
SSQ  
DQ10  
DQ  
WE  
Write Enable  
DQ  
DQ  
5
6
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
CLK  
Clock Input  
9
CKE  
Clock Enable  
V
SSQ  
VDDQ  
DQ8  
VSS  
NC/RFU  
UDQM  
CLK  
CKE  
NC  
DQ  
V
LDQM  
WE  
CAS  
RAS  
CE  
BA  
BA  
10/AP  
7
DQ0-15  
Data Input/Output  
DD  
L(U)DQM Data Input/Output Mask  
RAS  
CAS  
VDD  
VDDQ  
VSS  
Row Address Strobe  
Column Address Strobe  
Power (3.3V)  
Data Output Power  
Ground  
0
A
A
A
A
A
A
A
V
11  
1
9
A
8
VSSQ  
NC  
Data Output Ground  
No Connection  
A
A
A
A
0
1
2
3
7
6
5
4
V
DD  
SS  
January 2003 Rev.2  
ECO # 14194  
1
White Electronic Designs Corporation • (508) 366-5151 • www.whiteedc.com  

与EDI416S4030A-SI相关器件

型号 品牌 获取价格 描述 数据表
EDI441024C100BB ETC

获取价格

x4 Fast Page Mode DRAM
EDI441024C100BC ETC

获取价格

x4 Fast Page Mode DRAM
EDI441024C100BI ETC

获取价格

x4 Fast Page Mode DRAM
EDI441024C100BM ETC

获取价格

x4 Fast Page Mode DRAM
EDI441024C100FB ETC

获取价格

x4 Fast Page Mode DRAM
EDI441024C100FC ETC

获取价格

x4 Fast Page Mode DRAM
EDI441024C100FI ETC

获取价格

x4 Fast Page Mode DRAM
EDI441024C100FM ETC

获取价格

x4 Fast Page Mode DRAM
EDI441024C100LZB ETC

获取价格

x4 Fast Page Mode DRAM
EDI441024C100LZC ETC

获取价格

x4 Fast Page Mode DRAM