Datasheet > DS92LV1224

DS92LV1224

更新时间： 2024-11-19 02:58:19

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
23页	1176K
描述
30-66 MHz 10 Bit Bus LVDS Deserializer

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

DS92LV1224 数据手册

DS92LV1224

www.ti.com

SNLS189A –APRIL 2005–REVISED APRIL 2013

DS92LV1224 30-66 MHz 10 Bit Bus LVDS Deserializer

Check for Samples: DS92LV1224

FEATURES

DESCRIPTION

The DS92LV1224 is a 300 to 660 Mb/s deserializer

for high-speed unidirectional serial data transmission

over FR-4 printed circuit board backplanes and

balanced copper cables. It receives the Bus LVDS

serial data stream from a compatible 10–bit serializer,

transforms it back into a 10-bit wide parallel data bus

and recovers parallel clock. This single serial data

stream simplifies PCB design and reduces PCB cost

by narrowing data paths that in turn reduce PCB size

and number of layers. The single serial data stream

also reduces cable size, the number of connectors,

and eliminates clock-to-data and data-to-data skew.

•

30–66 MHz Single 1:10 Deserializer with

300–660 Mb/s Throughput

•

Robust Bus LVDS Serial Data Transmission

with Embedded Clock for Exceptional Noise

Immunity and Low EMI

•

Clock Recovery from PLL Lock to Random

Data Patterns

•

Ensured Transition Every Data Transfer Cycle

Low Power Consumption < 300 mW (typ)

at 66 MHz

•

Single Differential Pair Eliminates Multi-

Channel Skew

The DS92LV1224 works well with Bus LVDS 10–bit

serializers within its specified frequency operating

range. It features low power consumption, and high

impedance outputs in power down mode.

•

Flow-Through Pinout for Easy PCB Layout

Synchronization Mode and LOCK Indicator

Programmable Edge Trigger on Clock

The DS92LV1224 was designed with the flow-through

pinout and is available in a space saving 28–lead

SSOP package.

High Impedance on Receiver Inputs when

Power is Off

•

Small 28-Lead SSOP Package

Block Diagrams

10-BIT SERIALIZER

DS92LV1224

LVDS

I+

O+

OUT

I-

O-

TCLK_R/F

TCLK

(30 MHz to 66 MHz)

REFCLK

REN

TIMING and

CONTROL

TIMING and

CONTROL

PLL

DEN

PLL

LOCK

RCLK

(30 MHz to 66 MHz)

SYNC1

SYNC2

CLOCK

RECOVERY

RCLK_R/F

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

12 3 4 5 6 7...23

中文翻译

下载PDF

DS92LV1224 替代型号

型号	品牌	替代类型	描述	数据表
SN65LV1224B	TI	功能相似	10-MHz To 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER
SN65LV1023A	TI	功能相似	10-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER

与DS92LV1224相关器件

型号	品牌	获取价格	描述	数据表
DS92LV1224_15	TI	获取价格	30-66 MHz 10 Bit Bus LVDS Deserializer
DS92LV1224TMSA	TI	获取价格	30-66 MHz 10-Bit Deserializer 28-SSOP -40 to 85
DS92LV1224TMSA	NSC	获取价格	40-66 MHz 10 Bit Bus LVDS Serializer and Deserializer
DS92LV1224TMSA/NOPB	NSC	获取价格	IC LINE RECEIVER, PDSO28, SSOP-28, Line Driver or Receiver
DS92LV1224TMSA/NOPB	TI	获取价格	30-66 MHz 10-Bit Deserializer 28-SSOP -40 to 85
DS92LV1224TMSAX	NSC	获取价格	暂无描述
DS92LV1224TMSAX/NOPB	TI	获取价格	30-66 MHz 10-Bit Deserializer 28-SSOP -40 to 85
DS92LV1224TMSAX/NOPB	NSC	获取价格	IC LINE RECEIVER, PDSO28, SSOP-28, Line Driver or Receiver
DS92LV1260	NSC	获取价格	Six Channel 10 Bit BLVDS Deserializer
DS92LV1260	TI	获取价格	6 通道、10 位 B-LVDS Channel Link 解串器

与DS92LV1224相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

19
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

14
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

43
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

38

产品中心

服务支持

精选活动

关于我们

帮助中心

DS92LV1224

DS92LV1224 数据手册

DS92LV1224 替代型号

与DS92LV1224相关器件

与DS92LV1224相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

DS92LV1224

DS92LV1224 数据手册

DS92LV1224 替代型号

与DS92LV1224相关器件

与DS92LV1224相关文章

您还可以找

您在本页遇到什么问题？