5秒后页面跳转
DS92CK16MDC PDF预览

DS92CK16MDC

更新时间: 2024-11-21 13:07:27
品牌 Logo 应用领域
美国国家半导体 - NSC 总线收发器时钟
页数 文件大小 规格书
11页 169K
描述
暂无描述

DS92CK16MDC 数据手册

 浏览型号DS92CK16MDC的Datasheet PDF文件第2页浏览型号DS92CK16MDC的Datasheet PDF文件第3页浏览型号DS92CK16MDC的Datasheet PDF文件第4页浏览型号DS92CK16MDC的Datasheet PDF文件第5页浏览型号DS92CK16MDC的Datasheet PDF文件第6页浏览型号DS92CK16MDC的Datasheet PDF文件第7页 
November 1999  
DS92CK16  
3V BLVDS 1 to 6 Clock Buffer/Bus Transceiver  
General Description  
Features  
n Master/Slave clock selection in a backplane application  
n 125 MHz operation (typical)  
The DS92CK16 1 to 6 Clock Buffer/Bus Transceiver is a one  
to six CMOS differential clock distribution device utilizing Bus  
Low Voltage Differential Signaling (BLVDS) technology. This  
clock distribution device is designed for applications requir-  
ing ultra low power dissipation, low noise, and high data  
rates. The BLVDS side is a transceiver with a separate chan-  
nel acting as a return/source clock.  
n 100 ps duty cycle distortion (typical)  
n 50 ps channel to channel skew (typical)  
n 3.3V power supply design  
n Glitch-free power on at CLKI/O pins  
n Low Power design (20 mA 3.3V static)  
n Accepts small swing (300 mV typical) differential signal  
levels  
n Industrial temperature operating range (-40˚C to +85˚C)  
n Available in 24-pin TSSOP Packaging  
@
The DS92CK16 accepts BLVDS (300 mV typical) differential  
input levels, and translates them to 3V CMOS output levels.  
An output enable pin OE , when high, forces all CLKOUT pins  
high.  
The device can be used a source synchronous driver. The  
selection of the source driving is controlled by the CrdCLKIN  
and DE pins. This device can be the master clock, driving the  
inputs of other clock I/O pins in a multipoint environment.  
Easy master/slave clock selection is achieved along a back-  
plane.  
Function Diagram and Truth Table  
DS101082-1  
Receive Mode Truth Table  
Driver Mode Truth Table  
INPUT  
OUTPUT  
INPUT  
OUTPUT  
OE DE CrdCLKIN (CLKI/O+)–(CLKI/O−) CLKOUT  
OE DE CrdCLKIN CLK/I/O+ CLKI/O− CLKOUT  
H
L
L
H
X
X
X
X
H
H
L
L
L
L
L
L
L
H
L
H
L
L
H
L
H
L
L
H
VID0.07V  
VID−0.07V  
H
H
H
H
H
H
H
H
H
L
=
=
=
=
H
X
H
Z
L
Low Logic State  
High Logic State  
Irrelevant  
H
X
Z
Z
TRI-STATE  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 1999 National Semiconductor Corporation  
DS101082  
www.national.com  

与DS92CK16MDC相关器件

型号 品牌 获取价格 描述 数据表
DS92CK16MWC NSC

获取价格

IC LINE TRANSCEIVER, UUC, WAFER, Line Driver or Receiver
DS92CK16TMTC NSC

获取价格

3V BLVDS 1 to 6 Clock Buffer/Bus Transceiver
DS92CK16TMTC MACOM

获取价格

DS92CK16 3V BLVDS 1 to 6 Clock Buffer/Bus Transceiver
DS92CK16TMTC TI

获取价格

3V BLVDS 1:6 时钟缓冲器/总线收发器 | PW | 24 | -40 to 8
DS92CK16TMTC/NOPB NSC

获取价格

IC LINE TRANSCEIVER, PDSO24, TSSOP-24, Line Driver or Receiver
DS92CK16TMTC/NOPB TI

获取价格

3V BLVDS 1:6 时钟缓冲器/总线收发器 | PW | 24 | -40 to 8
DS92CK16TMTCNOPB MACOM

获取价格

DS92CK16 3V BLVDS 1 to 6 Clock Buffer/Bus Transceiver
DS92CK16TMTCX NSC

获取价格

Six Distributed-Output Clock Driver
DS92CK16TMTCX MACOM

获取价格

DS92CK16 3V BLVDS 1 to 6 Clock Buffer/Bus Transceiver
DS92CK16TMTCX/NOPB NSC

获取价格

IC LINE TRANSCEIVER, PDSO24, TSSOP-24, Line Driver or Receiver