5秒后页面跳转
捷配首页

Datasheet > 电信电路 > 数字传输控制器> DS34S101GN
DS34S101GN PDF预览

DS34S101GN

更新时间： 2024-11-23 06:54:39
品牌 Logo 应用领域
美信 - MAXIM 数字传输控制器电信集成电路电信电路
页数 文件大小 规格书
13页 1302K
描述
Single/Dual/Quad/Octal TDM-over-Packet Chip

阅读下载

中文翻译

获取价格

DS34S101GN 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：BGA
包装说明：TECSBGA-256针数：256
Reach Compliance Code：not_compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.4
JESD-30 代码：S-PBGA-B256JESD-609代码：e1
长度：17 mm功能数量：1
端子数量：256最高工作温度：85 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：BGA封装等效代码：BGA256,16X16,40
封装形状：SQUARE封装形式：GRID ARRAY
峰值回流温度（摄氏度）：225电源：1.8/3.3 V
认证状态：Not Qualified座面最大高度：1.76 mm
子类别：Digital Transmission Interfaces最大压摆率：0.28 mA
标称供电电压：1.8 V表面贴装：YES
电信集成电路类型：FRAMER温度等级：INDUSTRIAL
端子面层：Tin/Silver/Copper (Sn/Ag/Cu)端子形式：BALL
端子节距：1 mm端子位置：BOTTOM
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：17 mm
Base Number Matches：1

DS34S101GN 数据手册

 浏览型号DS34S101GN的Datasheet PDF文件第2页浏览型号DS34S101GN的Datasheet PDF文件第3页浏览型号DS34S101GN的Datasheet PDF文件第4页浏览型号DS34S101GN的Datasheet PDF文件第5页浏览型号DS34S101GN的Datasheet PDF文件第6页浏览型号DS34S101GN的Datasheet PDF文件第7页 
ABRIDGED DATA SHEET  
Rev: 101708  
DS34S101, DS34S102, DS34S104, DS34S108  
Single/Dual/Quad/Octal TDM-over-Packet Chip  
General Description  
Features  
♦
♦
Transport of E1, T1, E3, T3 or STS-1 TDM or  
CBR Serial Signals Over Packet Networks  
These IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC  
compliant devices allow up to eight E1, T1 or serial  
streams or one high-speed E3, T3, STS-1 or serial  
stream to be transported transparently over IP, MPLS  
or Ethernet networks. Jitter and wander of recovered  
clocks conform to G.823/G.824, G.8261, and TDM  
specifications. TDM data is transported in up to 64  
individually configurable bundles. All standards-  
based TDM-over-packet mapping methods are  
supported except AAL2. Frame-based serial HDLC  
data flows are also supported. The high level of  
integration available with the DS34S10x devices  
minimizes cost, board space, and time to market.  
Full Support for These Mapping Methods:  
SAToP, CESoPSN, TDMoIP (AAL1), HDLC,  
Unstructured, Structured, Structured with CAS  
♦
♦
♦
Adaptive Clock Recovery, Common Clock,  
External Clock and Loopback Timing Modes  
On-Chip TDM Clock Recovery Machines, One  
Per Port, Independently Configurable  
Clock Recovery Algorithm Handles Network  
PDV, Packet Loss, Constant Delay Changes,  
Frequency Changes and Other Impairments  
♦
♦
64 Independent Bundles/Connections  
Multiprotocol Encapsulation Supports IPv4,  
IPv6, UDP, RTP, L2TPv3, MPLS, Metro Ethernet  
Applications  
♦
♦
♦
♦
VLAN Support According to 802.1p and 802.1Q  
10/100 Ethernet MAC Supports MII/RMII/SSMII  
Selectable 32-Bit, 16-Bit or SPI Processor Bus  
TDM Circuit Extension Over PSN  
o
o
o
o
Leased-Line Services Over PSN  
TDM Over GPON/EPON  
TDM Over Cable  
Operates from Only Two Clock Signals, One for  
Clock Recovery and One for Packet Processing  
TDM Over Wireless  
Cellular Backhaul Over PSN  
Multiservice Over Unified PSN  
HDLC-Based Traffic Transport Over PSN  
♦
♦
Glueless SDRAM Buffer Management  
Low-Power 1.8V Core, 3.3V I/O  
See detailed feature list in Section 5 .  
Functional Diagram  
Ordering Information  
PART  
PORTS TEMP RANGE PIN-PACKAGE  
CPU  
Bus  
DS34S101GN *  
DS34S101GN+*  
DS34S102GN*  
DS34S102GN+*  
DS34S104GN  
DS34S104GN+  
DS34S108GN  
DS34S108GN+  
1
1
2
2
4
4
8
8
256 TECSBGA  
256 TECSBGA  
256 TECSBGA  
256 TECSBGA  
256 TECSBGA  
256 TECSBGA  
484 HSBGA  
-40°C to +85°C  
-40°C to +85°C  
-40°C to +85°C  
-40°C to +85°C  
-40°C to +85°C  
-40°C to +85°C  
-40°C to +85°C  
-40°C to +85°C  
DS34S108  
Circuit  
Emulation  
Engine  
10/100  
Ethernet  
xMII  
Interface  
TDM  
Interfaces  
MAC  
Clock  
Adapters  
Buffer  
Manager  
484 HSBGA  
SDRAM  
Interface  
Clock Inputs  
+Denotes lead-free/RoHS-compliant package (explanation).  
*Future product—contact factory for availability.  
________________________________________________________ Maxim Integrated Products  
1
Some revisions of this device may incorporate deviations from published specifications known as errata.  
Multiple revisions of any device may be simultaneously available through various sales channels. For  
information about device errata, go to: www.maxim-ic.com/errata. For pricing, delivery, and ordering  
information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.  
1234567...13

中文翻译

下载PDF

与DS34S101GN相关器件

型号 品牌 获取价格 描述 数据表
DS34S101GN+ MAXIM

获取价格

 		Single/Dual/Quad/Octal TDM-over-Packet Chip
DS34S102 MAXIM

获取价格

 		Single/Dual/Quad/Octal TDM-over-Packet Chip
DS34S102GN MAXIM

获取价格

 		Single/Dual/Quad/Octal TDM-over-Packet Chip
DS34S102GN+ MAXIM

获取价格

 		Single/Dual/Quad/Octal TDM-over-Packet Chip
DS34S104 MAXIM

获取价格

 		Single/Dual/Quad/Octal TDM-over-Packet Chip
DS34S104GN MAXIM

获取价格

 		Single/Dual/Quad/Octal TDM-over-Packet Chip
DS34S104GN+ MAXIM

获取价格

 		Single/Dual/Quad/Octal TDM-over-Packet Chip
DS34S108 MAXIM

获取价格

 		Single/Dual/Quad/Octal TDM-over-Packet Chip
DS34S108GN MAXIM

获取价格

 		Single/Dual/Quad/Octal TDM-over-Packet Chip
DS34S108GN+ MAXIM

获取价格

 		Single/Dual/Quad/Octal TDM-over-Packet Chip

与DS34S101GN相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证