Datasheet > DS3172N

DS3172N

更新时间： 2024-09-16 22:49:07

品牌	Logo	应用领域
达拉斯 - DALLAS		电信集成电路
页数	文件大小	规格书
232页	2033K
描述
Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

DS3172N 数据手册

DS3171/DS3172/DS3173/DS3174

1 BLOCK DIAGRAMS

Figure 1-1 shows the external components required at each LIU interface for proper operation. Figure 1-2 shows

the functional block diagram of one channel DS3/E3 LIU.

Figure 1-1. LIU External Connections for a DS3/E3 Port of a DS317x Device

Each DS3/E3 LIU Interface

Transmit

TXP

VDD

0.1uF

0.01uF

1uF

3.3V

Power

Plane

ꢀ

330

(1%)

TXN

RXP

0.1uF

0.01uF

1uF

1:2ct

Receive

VSS

Ground

Plane

ꢀ

330

VSS

(1%)

RXN

1:2ct

Figure 1-2. DS317x Functional Block Diagram

TAIS

TUA1

TPOSn/

TDATn

DS317x

TNEGn

TLCLKn

TCLKIn

TSERn

TSOFIn

DS3 / E3

B3ZS/

DS3/E3

Transmit

HDB3

TXPn

TXNn

Transmit

LIU

Formatter

Encoder

TX BERT

Trail

FEAC

Trace

Buffer

HDLC

RDATn

RLCVn

RX BERT

RNEGn/

RLCLKn

DS3 / E3

Receive

Framer

RSERn

DS3/E3

Receive

LIU

RXPn

RXNn

B3ZS/

RCLKOn/RGCLKn

RSOFOn/RDENn

HDB3

Decoder

UA1

IEEE P1149.1

JTAG Test

Microprocessor

Interface

Clock Rate

Adapter

GEN

Access Port

n = port # (1-4)

3 of 230

1 234 5 6 7...232

中文翻译

下载PDF

与DS3172N相关器件

型号	品牌	获取价格	描述	数据表
DS3173	DALLAS	获取价格	Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3173N	DALLAS	获取价格	Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3174	DALLAS	获取价格	Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3174+	MAXIM	获取价格	Framer, PBGA400, 27 X 27 MM, 1.27 MM PITCH, LEAD FREE, CSBGA-400
DS3174N	DALLAS	获取价格	Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS-318	TE	获取价格	Plug-In Two Way Power Divider 5 - 500 MHz
DS3181	DALLAS	获取价格	Single/Dual/Triple/Quad ATM/Packet PHYs with Built-In LIU
DS3181+	DALLAS	获取价格	暂无描述
DS3181N	DALLAS	获取价格	Single/Dual/Triple/Quad ATM/Packet PHYs with Built-In LIU
DS3181N+	DALLAS	获取价格	ATM Network Interface, 1-Func, PBGA400, 27 X 27 MM, 1.27 MM PITCH, LEAD FREE, CSBGA-400