Datasheet > DS3131DK

DS3131DK

更新时间： 2024-11-11 04:15:15

品牌	Logo	应用领域
达拉斯 - DALLAS		控制器
页数	文件大小	规格书
33页	373K
描述
Bit-SynchronouS (BoSS) HDLC Controller Demo Kit

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

DS3131DK 数据手册

DS3131DK

Bit-SynchronouS (BoSS)

HDLC Controller Demo Kit

www.maxim-ic.com

GENERAL DESCRIPTION

FEATURES

The DS3131 bit-synchronous (BoSS) HDLC

controller can handle up to 40 channels of high-

speed, unchannelized, bit-synchronous HDLC.

The on-board DMA has been optimized for

maximum flexibility and PCI bus efficiency to

minimize host processor intervention in the data

path. Diagnostic loopbacks and an on-board

BERT remove the need for external components.

Cꢀ40 Timing Independent Ports

Cꢀ40 Bidirectional HDLC Channels

CꢀEach Port Can Operate Up to 52Mbps

CꢀUp to 132Mbps Full-Duplex Throughput

CꢀOn-Board Bit Error-Rate Tester (BERT)

CꢀDiagnostic Loopbacks in Both Directions

CꢀLocal Bus Supports PCI Bridging

Cꢀ33MHz 32-Bit PCI Interface

CꢀFull Suite of Driver Code

APPLICATIONS

ORDERING INFORMATION

Routers

xDSL Access Multiplexers (DSLAMs)

Clear-Channel (unchannelized) T1/E1

Clear-Channel (unchannelized) T3/E3

SONET/SDH Path Overhead Termination

High-Density V.35 Terminations

High-Speed Links such as HSSI

PART

TEMP RANGE

PIN-PACKAGE

DS3131

0°C to +70°C

272 PBGA

FUNCTIONAL DIAGRAM

RECEIVE DIRECTION

TRANSMIT DIRECTION

PCLK

RC0

RD0

TC0

TD0

PRST

PAD[31:0]

PCBE[3:0]

PPAR

PFRAME

PIRDY

RC1

RD1

TC1

TD1

PTRDY

PSTOP

PIDSEL

PDEVSEL

PREQ

RC2

RD2

TC2

TD2

PGNT

PPERR

PSERR

PXAS

PXDS

PXBLAST

RC39

RD39

TC39

TD39

LA[19:0]

LD[15:0]

LWR(LR/W)

LRD(LDS)

INTERNAL CONTROL BUS

LIM

LINT

LRDY

LMS

BERT

LCS

LHOLD(LBR)

LHLDA(LBG)

LBGACK

LCLK

DS3131

JTRST

JTDI

JTAG TEST

ACCESS

LBHE

JTMS

JTCLK

JTDO

LBPXS

PIN NAMES IN ( )

ARE ACTIVE WHEN

THE DEVICE IS IN

THE MOT MODE

(i.e., LIM = 1).

Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device

may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.

1 of 33

111802

12 3 4 5 6 7...33

中文翻译

下载PDF

与DS3131DK相关器件

型号	品牌	获取价格	描述	数据表
DS3134	ROCHESTER	获取价格	DATACOM, FRAMER, PBGA256, 27 X 27 MM, PLASTIC, BGA-256
DS3134	DALLAS	获取价格	Chateau Channelized T1 And E1 And HDLC Controller
DS-313PIN	TE	获取价格	Two-Way Power Divider, 10 - 2000 MHz
DS-313-PIN	TE	获取价格	POWER DIVIDER 2-WAY
DS-313-PIN	MACOM	获取价格	(non-RoHS) 2-Way
DS31400	MAXIM	获取价格	8-Input, 14-Output, Dual DPLL Timing IC with Sub-ps Output Jitter
DS31400	MICROCHIP	获取价格	The DS31400 is a flexible, high-performance timing IC for diverse frequency conversion and
DS31400GN	MAXIM	获取价格	8-Input, 14-Output, Dual DPLL Timing IC with Sub-ps Output Jitter
DS31400GN+	MAXIM	获取价格	8-Input, 14-Output, Dual DPLL Timing IC with Sub-ps Output Jitter
DS31400GN+T	MAXIM	获取价格	Support Circuit, 1-Func, PBGA256, 17 X 17 MM, ROHS COMPLIANT, CSBGA-256