Data Sheet
April 2019
DS31407
3-Input, 4-Output, Single DPLL Timing IC
with Sub-ps Output Jitter
General Description
Features
Three Input Clocks
The DS31407 is a flexible, high-performance timing IC
for diverse frequency conversion and frequency
synthesis applications. On each of its three input clocks
and four output clocks, the device can accept or
generate nearly any frequency between 2kHz and
750MHz.
Differential or CMOS/TTL Format
Any Frequency from 2kHz to 750MHz
Fractional Scaling for 64B/66B and FEC
Scaling (e.g. 64/66, 237/255, 238/255) or Any
Other Downscaling Requirement
Continuous Input Clock Quality Monitoring
Automatic or Manual Clock Selection
Three 2/4/8kHz Frame Sync Inputs
The input clocks are divided down, fractionally scaled as
needed, and continuously monitored for activity and
frequency accuracy. The best input clock is selected,
manually or automatically, as the reference clock for the
rest of the device. A flexible, high-performance digital
PLL locks to the selected reference and provides
programmable bandwidth, very high resolution holdover
capability and truly hitless switching between input
clocks. The digital PLL is followed by a clock synthesis
subsystem which has two fully programmable digital
frequency synthesis blocks, a high-speed low-jitter
APLL, and four output clocks, each with its own 32-bit
divider and phase adjustment. The APLL provides
fractional scaling and output jitter less than 1ps rms.
High-Performance DPLL
Hitless Reference Switching on Loss of Input
Automatic or Manual Phase Build-Out
Holdover on Loss of All Inputs
Programmable Bandwidth, 0.5mHz to 400Hz
Two Digital Frequency Synthesizers
Produce Any 2kHz Multiple up to 77.76MHz
Per-DFS Clock Phase Adjust
High-Performance Output APLL
Output Frequencies to 750MHz
High Resolution Fractional Scaling for FEC
and 64B/66B (e.g. 255/237, 255/238, 66/64) or
Any Other Scaling Requirement
For telecom systems, the DS31407 has all required
features and functions to serve as a central timing
function or as a line card timing IC. With a suitable
oscillator the DS31407 meets the requirements of
stratum 2, 3E, 3, 4E and 4, G.812 Types I – IV, G.813
and G.8262.
Less than 1ps RMS Output Jitter
Four Output Clocks in Two Groups
Nearly Any Frequency from <1Hz to 750MHz
Each Group Slaves to a DFS Clock, an APLL
Clock, or Any Input Clock (Divided and Scaled)
Each Has a Differential Output (1 CML, 1 LVDS/
LVPECL) AND Separate CMOS/TTL Output
32-Bit Frequency Divider Per Output
Applications
Frequency Conversion Applications in a Wide Variety of
Equipment Types
Two Sync Pulse Outputs: 8kHz and 2kHz
General Features
Suitable Line Card IC or Timing Card IC for
Telecom Line Cards or Timing Cards with Any Mix of
SONET/SDH, Synchronous Ethernet and/or OTN
Ports in WAN Equipment Including MSPPs, Ethernet
Switches, Routers, DSLAMs, and Base Stations
Stratum 2/3E/3/4E/4, SMC, SEC/EEC or SSU
Accepts and Produces Nearly Any Frequency
up to 750MHz Including 1Hz, 2kHz, 8kHz,
NxDS1, NxE1, DS2/J2, DS3, E3, 2.5M, 25M,
125M, 156.25M, and Nx19.44M up to 622.08M
Internal Compensation for Local Oscillator
Frequency Error
Ordering Information
PART
TEMP RANGE
PIN-PACKAGE
256 CSBGA (17mm)2
SPI™ Processor Interface
1.8V Operation with 3.3V I/O (5V Tolerant)
DS31407GN2
-40C to +85C
Suffix 2 denotes a lead-free/RoHS-compliant package.
Block Diagram appears on page 7.
Register Map appears on page 44.
1
5秒后页面跳转
AO3401场效应管参数、引脚图、应用原理图
BT131可控硅参数及引脚图、工作原理详解
74LS32芯片参数、引脚图及功能真值表
全球首块英伟达H200交付 黄仁勋“送货上门”
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
