5秒后页面跳转
DS21Q55 PDF预览

DS21Q55

更新时间: 2024-10-27 22:10:15
品牌 Logo 应用领域
其他 - ETC /
页数 文件大小 规格书
237页 1403K
描述
Quad T1/E1/J1 Transceiver

DS21Q55 数据手册

 浏览型号DS21Q55的Datasheet PDF文件第2页浏览型号DS21Q55的Datasheet PDF文件第3页浏览型号DS21Q55的Datasheet PDF文件第4页浏览型号DS21Q55的Datasheet PDF文件第5页浏览型号DS21Q55的Datasheet PDF文件第6页浏览型号DS21Q55的Datasheet PDF文件第7页 
DS21Q55  
Quad T1/E1/J1 Transceiver  
www.maxim-ic.com  
GENERAL DESCRIPTION  
FEATURES  
The DS21Q55 is a quad software-selectable T1, E1,  
or J1 MCM device for short-haul and long-haul  
applications. Each port is composed of a line  
interface unit (LIU), framer, HDLC controllers, and a  
TDM backplane interface, and is controlled by an  
8-bit parallel port configured for Intel or Motorola  
bus operations. The DS21Q55 is software compatible  
with the DS2155 single-chip transceiver. It is pin  
compatible with the DS21Qx5y family of products.  
CꢀComplete T1/DS1/ISDN-PRI/J1 Transceiver  
Functionality  
CꢀComplete E1 (CEPT) PCM-30/ISDN-PRI  
Transceiver Functionality  
CꢀLong-Haul and Short-Haul Line Interface for  
Clock/Data Recovery and Waveshaping  
CꢀCMI Coder/Decoder for Optical I/F  
CꢀCrystal-Less Jitter Attenuator  
Each LIU is composed of transmit and receive  
interfaces and a jitter attenuator. The transmit  
interface is responsible for generating the necessary  
waveshapes for driving the network and providing  
the correct source impedance depending on the type  
of media used. T1 waveform generation includes  
DSX-1 line build-outs as well as CSU line build-outs  
of -7.5dB, -15dB, and -22.5dB. E1 waveform  
generation includes G.703 waveshapes for both 75  
coax and 120twisted cables. The receive interface  
provides network termination and recovers clock and  
data from the network.  
CꢀFully Independent Transmit and Receive  
Functionality  
CꢀDual HDLC Controllers  
CꢀProgrammable BERT Generator and Detector  
CꢀInternal Software-Selectable Receive and  
Transmit-Side Termination Resistors for  
75/100/120T1 and E1 Interfaces  
CꢀDual Two-Frame Elastic-Store Slip Buffers that  
Connect to Asynchronous Backplanes Up to  
16.384MHz  
Cꢀ16.384MHz, 8.192MHz, 4.096MHz, or  
2.048MHz Clock Output Synthesized to  
Recovered Network Clock  
APPLICATIONS  
Routers  
Channel Service Units (CSUs)  
Data Service Units (DSUs)  
Muxes  
ORDERING INFORMATION  
PART  
TEMP RANGE  
PIN-PACKAGE  
Switches  
256 BGA  
DS21Q55  
0°C to +70°C  
Channel Banks  
(27mm x 27mm)  
T1/E1 Test Equipment  
DSL Add/Drop Multiplexers  
256 BGA  
DS21Q55N  
-40°C to +85°C  
(27mm x 27mm)  
Pin Configurations appear in Section 2.8.  
Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device  
may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.  
1 of 237  
REV: 042204  

与DS21Q55相关器件

型号 品牌 获取价格 描述 数据表
DS21Q552 DALLAS

获取价格

Quad T1/E1 Transceiver 5V
DS21Q554 DALLAS

获取价格

Quad T1/E1 Transceiver 5V
DS21Q554 ROCHESTER

获取价格

DATACOM, PCM TRANSCEIVER, PBGA256, 27 X 27 MM, MCMBGA-256
DS21Q55DK ETC

获取价格

Quad T1/E1/J1 Transceiver Design Kit Daughter Card
DS21Q55N ETC

获取价格

Quad T1/E1/J1 Transceiver
DS21Q58 DALLAS

获取价格

E1 Quad Transceiver
DS21Q58 MAXIM

获取价格

Dallas Semiconductor
DS21Q58L DALLAS

获取价格

E1 Quad Transceiver
DS21Q58L+ MAXIM

获取价格

Framer, CMOS, PQFP100, LQFP-100
DS21Q58LN DALLAS

获取价格

E1 Quad Transceiver