5秒后页面跳转
DS21FT40N PDF预览

DS21FT40N

更新时间: 2024-10-28 13:07:27
品牌 Logo 应用领域
达拉斯 - DALLAS /
页数 文件大小 规格书
87页 385K
描述
Framer, CMOS, PBGA300, BGA-300

DS21FT40N 技术参数

生命周期:Transferred包装说明:BGA-300
Reach Compliance Code:unknown风险等级:5.69
JESD-30 代码:S-PBGA-B300功能数量:1
端子数量:300最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装形状:SQUARE封装形式:GRID ARRAY
认证状态:Not Qualified标称供电电压:3.3 V
表面贴装:YES技术:CMOS
电信集成电路类型:FRAMER温度等级:INDUSTRIAL
端子形式:BALL端子位置:BOTTOM
Base Number Matches:1

DS21FT40N 数据手册

 浏览型号DS21FT40N的Datasheet PDF文件第2页浏览型号DS21FT40N的Datasheet PDF文件第3页浏览型号DS21FT40N的Datasheet PDF文件第4页浏览型号DS21FT40N的Datasheet PDF文件第5页浏览型号DS21FT40N的Datasheet PDF文件第6页浏览型号DS21FT40N的Datasheet PDF文件第7页 
DS21FT40  
Four x Three 12 Channel E1 Framer  
www.dalsemi.com  
MULTI-CHIP MODULE FEATURES  
FUNCTIONAL DIAGRAM  
Twelve (12) completely independent  
E1 Framers in one small 27 mm x 27 mm  
Package  
Each Multi-Chip Module (MCM) Contains  
Three DS21Q44 Quad E1 Framer Die  
Each Quad Framer can be concatenated into  
a Single 8.192 MHz Backplane Data Stream  
300–pin MCM 1.27 mm pitch BGA package  
(27 mm X 27 mm)  
Elastic  
Store  
Receive  
Framer  
Elastic  
Store  
Transmit  
Formatter  
FRAMER #1  
FRAMER #2  
FRAMER #3  
ρρρ  
FRAMER #12  
Control Port  
Low Power 3.3V CMOS with 5V Tolerant  
Input & Outputs  
Large counters for bipolar and code  
violations, CRC4 code word errors, FAS  
word errors, and E-bits  
Programmable output clocks for Fractional  
E1, per channel loopback, H0 and H12  
applications  
Integral HDLC controller with 64-byte  
buffers. Configurable for Sa bits or DS0  
operation  
Detects and generates AIS, remote alarm,  
and remote multiframe alarms  
IEEE 1149.1 support  
FRAMER FEATURES  
All framers are fully independent; transmit  
and receive sections of each framer are fully  
independent  
Frames to FAS, CAS, CCS, and CRC4  
formats  
Each framer contains dual two–frame elastic  
store slip buffers that can connect to  
asynchronous backplanes up to 8.192 MHz  
8–bit parallel control port that can be used  
directly on either multiplexed or non–  
multiplexed buses (Intel or Motorola)  
Easy access to Si and Sa bits  
Extracts and inserts CAS signaling  
DESCRIPTION  
The DS21FT40 MCM offers a high density packaging arrangement for the DS21Q44 E1 Enhanced Quad  
Framer. Three DS21Q44 silicon die are packaged in a Multi-Chip Module (MCM) with the electrical  
connections as shown in Figure 1-1. The DS21FT40 is closely related to the DS21FT44. Most of the  
functions of the DS21FT44 are available on the DS21FT40. The differences are listed in Table 1-1.  
Table 2-1 lists all of the signals on the MCM.  
The DS21Q44 E1 Framer is an enhanced version of the DS21Q43 Quad E1 Framer. Each DS21Q44 die  
contains four framers that are configured and read through a common microprocessor-compatible parallel  
port. Each framer consists of a receive framer, receive elastic store, transmit formatter and transmit  
elastic store. All four framers in the DS21Q44 are totally independent, they do not share a common  
framing synchronizer. Also, the transmit and receive sides of each framer are totally independent. The  
1 of 87  
041400  

与DS21FT40N相关器件

型号 品牌 获取价格 描述 数据表
DS21FT42 DALLAS

获取价格

4 X 3 Twelve Channel T1 Framer
DS21FT42+ MAXIM

获取价格

Framer, CMOS, PBGA300, 27 X 27 MM, 1.27 MM PITCH, ROHS COMPLIANT, BGA-300
DS21FT44 DALLAS

获取价格

4x3 Twelve Channel E1 Framer, 4x4 Sixteen Channel E1 Framer
DS21FT44+ MAXIM

获取价格

Framer, CMOS, PBGA300, 27 X 27 MM, 1.27 MM PITCH, MCMBGA-300
DS21FT44N DALLAS

获取价格

Framer, CMOS, PBGA300, 27 X 27 MM, BGA-300
DS21FT44N+ MAXIM

获取价格

Framer, CMOS, PBGA300, 27 X 27 MM, 1.27 MM PITCH, MCMBGA-300
DS21Q348 DALLAS

获取价格

3.3V E1/T1/J1 Line Interface
DS21Q348 ROCHESTER

获取价格

DATACOM, PCM TRANSCEIVER, PBGA144, 17 X 17 MM, CSBGA-144
DS21Q348DK ETC

获取价格

3.3V E1/T1/J1 Line Interface Design Kit
DS21Q348N DALLAS

获取价格

3.3V E1/T1/J1 Line Interface