5秒后页面跳转
DM2213T-15 PDF预览

DM2213T-15

更新时间: 2024-02-10 08:06:42
品牌 Logo 应用领域
其他 - ETC 内存集成电路光电二极管动态存储器
页数 文件大小 规格书
21页 125K
描述
Enhanced DRAM (EDRAM)

DM2213T-15 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:TSOP2
包装说明:TSOP, TSOP44,.36,32针数:44
Reach Compliance Code:unknown风险等级:5.92
最长访问时间:15 nsI/O 类型:COMMON
JESD-30 代码:R-PDSO-G44JESD-609代码:e0
内存密度:4194304 bit内存集成电路类型:EDO DRAM
内存宽度:8端子数量:44
字数:524288 words字数代码:512000
最高工作温度:85 °C最低工作温度:-40 °C
组织:512KX8输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TSOP
封装等效代码:TSOP44,.36,32封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE峰值回流温度(摄氏度):240
电源:5 V认证状态:Not Qualified
刷新周期:1024最大待机电流:0.001 A
子类别:DRAMs最大压摆率:0.18 mA
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIEDBase Number Matches:1

DM2213T-15 数据手册

 浏览型号DM2213T-15的Datasheet PDF文件第2页浏览型号DM2213T-15的Datasheet PDF文件第3页浏览型号DM2213T-15的Datasheet PDF文件第4页浏览型号DM2213T-15的Datasheet PDF文件第5页浏览型号DM2213T-15的Datasheet PDF文件第6页浏览型号DM2213T-15的Datasheet PDF文件第7页 
DM2203/2213 Multibank EDO EDRAM  
512Kb x 8 Enhanced Dynamic RAM  
Product Specification  
Enhanced  
Memory Systems Inc.  
Features  
8Kbit SRAM Cache Memory for 12ns Random Reads Within Four  
Active Pages (Multibank Cache)  
Output Latch Enable Allows Extended Data Output (EDO) For  
Faster System Operation  
Fast 4Mbit DRAM Array for 30ns Access to Any New Page  
Write Posting Register for 12ns Random Writes and Burst Writes  
Within a Page (Hit or Miss)  
Hidden Precharge Cycles  
Hidden Refresh Cycles  
Write-per-bit Option (DM2213) for Parity and Video Applications  
Extended 64ms Refresh Period for Low Standby Power  
Standard CMOS/TTL Compatible I/O Levels and +5 Volt Supply  
Low Profile 300-Mil 44-Pin TSOP-II Package  
Industrial Temperature Range Option  
5ns Output Enable Access Time Allows Fast Interleaving  
256-byte Wide DRAM to SRAM Bus for 14.2 Gigabytes/Sec Cache Fill  
On-chip Cache Hit/Miss Comparators Maintain Cache Coherency  
Without the Need for External Cache Control  
A Hit Pin Outputs Status of On-chip Page Hit/Miss Comparators to  
Simplify Control  
Description  
The Enhanced Memory Systems 4Mb EDRAM combines raw  
speed with innovative architecture to offer the optimum cost-  
performance solution for high performance local or main memory in  
computer and embedded control systems. In most high speed  
applications, zero-wait-state operation can be achieved without  
secondary SRAM cache for system clock speeds of up to 83MHz  
without interleaving or 132MHz with two-way interleaving. The  
EDRAM outperforms conventional SRAM cache plus DRAM or  
synchronous DRAM memory systems by minimizing wait states on  
initial reads (hit or miss) and by eliminating writeback delays.  
Architectural similarity with JEDEC DRAMs allows a single memory  
controller design to support either slow JEDEC DRAMs or high speed  
EDRAMs. A system designed in this manner can provide a simple  
upgrade path to higher system performance.  
of different organizations can be supported with the same controller  
design. The 512K x 8 EDRAM implements the following additional  
features which can be supported on new designs:  
A controllable output latch provides an extended data out (EDO)  
mode.  
Cache size is increased from 2Kbits to 8Kbits. The 8Kbit cache is  
organized as four 256 x 8 direct mapped row registers.  
A hit pin is provided to tell the memory controller when a hit  
occurs to one of the on-chip cache row registers.  
Architecture  
The EDRAM architecture has a simple integrated SRAM cache  
which allows it to operate much like a page mode or static column  
DRAM.  
The 512K x 8 EDRAM has the same control and address interface  
as Enhanceds 4M x 1 and 1M x 4 EDRAM products so that EDRAMs  
Pin Configuration  
Functional Diagram  
/CAL  
/HIT  
Column  
Address  
Latch  
V
V
SS  
1
2
3
4
5
6
7
44  
43  
CC  
A
- A  
7
0
W/R  
/F  
Column Decoder  
V
42 /S  
A
SS  
DQ  
41  
4 - 256 X 8 Cache Pages  
(Row Registers)  
0
10  
A
V
40  
39  
38  
37  
36  
35  
34  
33  
32  
9
CC  
4 - 9 Bit  
Comparators  
A
DQ  
8
1
QLE  
/G  
A
DQ  
7
2
Sense Amps  
& Column Write Select  
A
V
8
6
SS  
DQ  
A
5
A - A  
I/O  
Control  
and  
Data  
Latches  
9
3
0
10  
4 - Last Row  
Read Address  
Latches  
A
QLE  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
4
DQ - DQ  
0
7
V
V
CC  
SS  
/G  
/RE  
/CAL  
DQ  
4
/S  
Memory  
Array  
(2048 X 256 X 8)  
Row  
Address  
Latch  
V
V
31  
30  
29  
28  
27  
26  
25  
24  
23  
SS  
CC  
/WE  
DQ  
5
A
3
DQ  
6
A
2
V
A
1
CC  
DQ  
7
A
0
V
/WE  
NC  
SS  
V
CC  
A
- A  
9
NC  
NC  
V
0
SS  
/F  
W/R  
/RE  
Row Adress  
and  
Refresh  
Control  
/HIT  
Refresh  
Counter  
V
V
CC  
SS  
© 1996 Enhanced Memory Systems Inc. 1850 Ramtron Drive, Colorado Springs, CO  
Telephone (800) 545-DRAM; Fax (719) 488-9095; http://www.csn.net/ramtron/enhanced  
80921  
38-2105-001  
The information contained herein is subject to change without notice.  
Enhanced reserves the right to change or discontinue this product without notice.  

与DM2213T-15相关器件

型号 品牌 获取价格 描述 数据表
DM2213T-15I ETC

获取价格

Enhanced DRAM (EDRAM)
DM2213T-20 ETC

获取价格

Enhanced DRAM (EDRAM)
DM2213TME-15 ETC

获取价格

Enhanced DRAM (EDRAM)
DM2213TME-20 ETC

获取价格

Enhanced DRAM (EDRAM)
DM2223T-12 ETC

获取价格

Enhanced DRAM (EDRAM)
DM2223T-12I ETC

获取价格

Enhanced DRAM (EDRAM)
DM2223T-15 ETC

获取价格

Enhanced DRAM (EDRAM)
DM2223T-15I ETC

获取价格

Enhanced DRAM (EDRAM)
DM2223T-20 ETC

获取价格

Enhanced DRAM (EDRAM)
DM2223TME-15 ETC

获取价格

Enhanced DRAM (EDRAM)